- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383990 > TDA9850T (NXP SEMICONDUCTORS) I2C-bus controlled BTSC stereo/SAP decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA9850T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | I2C-bus controlled BTSC stereo/SAP decoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO32 |
| 封裝： | PLASTIC, SO-32 |
| 文件頁(yè)數(shù)： | 16/32頁(yè) |
| 文件大?。?/td> | 203K |
| 代理商： | TDA9850T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
1995 Jun 19
16
Philips Semiconductors
Preliminary specification
I
2
C-bus controlled BTSC stereo/SAP decoder
TDA9850
I
2
C-bus format to write (slave receives data)
Table 4
Explanation of I
2
C-bus format to write (slave receives data)
If more than 1 byte of DATA is transmitted, then auto-increment is performed, starting from the transmitted subaddress
and auto-increment of subaddress in accordance with the order of Table 5 is performed.
Table 5
Subaddress second byte after MAD
Table 6
Definition of third byte, third byte after MAD and SAD
S
SLAVE ADDRESS
R/W
A
SUBADDRESS
A
DATA
A
P
NAME
DESCRIPTION
S
Standard SLAVE ADDRESS (MAD)
Pin programmable SLAVE ADDRESS
R/W
A
SUBADDRESS (SAD)
DATA
P
START condition
101 101 1 pin MAD not connected
101 101 0 pin MAD connected to ground
0 (write)
acknowledge; generated by the slave
see Table 5
see Table 6
STOP condition
FUNCTION
REGISTER
MSB
LSB
D7
D6
D5
D4
D3
D2
D1
D0
Control 1
Control 2
Control 3
Control 4
Alignment 1
Alignment 2
Alignment 3
CON1
CON2
CON3
CON4
ALI1
ALI2
ALI3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
1
1
0
0
1
0
1
0
1
0
1
0
FUNCTION
REGISTER
MSB
LSB
D7
D6
D5
D4
D3
D2
D1
D0
Control 1
Control 2
Control 3
Control 4
Alignment 1
Alignment 2
Alignment 3
CON1
CON2
CON3
CON4
ALI1
ALI2
ALI3
0
0
0
0
0
0
0
0
0
0
0
0
0
ST3
SP3
LMU
L3
A13
A23
0
ST2
SP2
0
L2
A12
A22
TC2
ST1
SP1
0
L1
A11
A21
TC1
ST0
SP0
0
L0
A10
A20
TC0
SAP
0
0
STS
ADJ
STEREO
0
0
0
0
SMU
0
A14
A24
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9851 | I2C-bus controlled economic BTSC stereo decoder |
| TDA9851T | I2C-bus controlled economic BTSC stereo decoder |
| TDA9852 | I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9852H | I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9853 | I2C-bus controlled economic BTSC stereo decoder and audio processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9850TD-T | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:BTSC/SAP Audio Decoder |
| TDA9851 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:I2C-bus controlled economic BTSC stereo decoder |
| TDA9851T | 制造商:PHILIPS-SEMI 功能描述: |
| TDA9852 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9852H | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。