![](http://datasheet.mmic.net.cn/370000/TCM38C17_datasheet_16738390/TCM38C17_4.png)
TCM38C17IDL
QCombo
FOUR-CHANNEL (QUAD) PCMCOMBO
SLWS040C – JUNE 1996 – REVISED OCTOBER 1999
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
33
3PDN
I
Power-down select for channel 3. This channel of the device is inactive with a CMOS low-level input to 3PDN
and active with a CMOS high-level input to the terminal (digital).
0PWRO+
7
O
Noninverting output of channel 0 power amplifier. 0PWRO+can drive a 600
|| 100 pF load differentially
(analog).
0PWRO–
9
O
Inverting output of channel 0 power amplifier. 0PWRO– can drive a 600
|| 100 pF load differentially (analog).
Noninverting output of channel 1 power amplifier. 1PWRO+ can drive a 600
|| 100 pF load differentially
(analog).
1PWRO+
13
O
1PWRO–
15
O
Inverting output of channel 1 power amplifier. 1PWRO– can drive a 600
|| 100 pF load differentially (analog).
Noninverting output of channel 2 power amplifier. 2PWRO+ can drive a 600
|| 100 pF load differentially
(analog).
2PWRO+
42
O
2PWRO–
40
O
Inverting output of channel 2 power amplifier. 2PWRO– can drive a 600
|| 100 pF load differentially (analog).
Noninverting output of channel 3 power amplifier. 3PWRO+ can drive a 600
|| 100 pF load differentially
(analog).
3PWRO+
36
O
3PWRO–
34
O
Inverting output of channel 3 power amplifier, 3PWRO– can drive a 600
|| 100 pF load differentially (analog).
Bias current setting resistor. A 100 k
,
±
5% resistor should be connected between terminals RBIAS and AVSS
to set the bias current of the device.
RBIAS
1
REFLTR1
48
Voltage reference. A 1-
μ
F external decoupling capacitor should be connected from REFLTR1 to AVSS for
filtering purposes.
REFLTR2
47
Voltage reference. A 1-
μ
F external decoupling capacitor should be connected from REFLTR2 to AVSS for
filtering purposes.
RESET
26
I
Reset. Reset for all internal registers is initiated when RESET is brought high (digital).
VSS
18
Substrate bias. VSS should be externally connected to AVSS.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
DD
(see Note 1)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Digital ground voltage range, V
O
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Voltage values are with respect to AVSS.
–0.3 V to 7 V
–0.3 V to 7 V
–0.3 V to 7 V
–40
°
C to 85
°
C
–65
°
C to 150
°
C
recommended operating conditions (see Notes 2 and 3)
MIN
NOM
MAX
UNIT
Supply voltage, VDD
High-level input voltage, VIH
Low-level input voltage, VIL
Load resistance between PWRO+ and PWRO– (differential), RL
Load capacitance between PWRO+ and PWRO– (differential), CL
Operating free-air temperature, TA
NOTES:
2. To avoid possible damage to these CMOS devices and resulting reliability problems, the power-up procedure described in the device
power-up sequence paragraphs later in this document should be followed.
3. Voltages at analog inputs, outputs and the AVDD terminal are with respect to the AREF terminal. All other voltages are referenced
to the DVSS terminal unless otherwise noted.
4.75
5
5.25
V
0.8
×
VDD
V
0.2
×
VDD
V
pF
°
C
600
100
–40
85