- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98164 > TAS5705PAPG4 (TEXAS INSTRUMENTS INC) 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5705PAPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
| 封裝： | 10 X 10 MM, GREEN, PLASTIC, HTQFP-64 |
| 文件頁(yè)數(shù)： | 50/72頁(yè) |
| 文件大?。?/td> | 1168K |
| 代理商： | TAS5705PAPG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
SLOS549A – JUNE 2008 – REVISED SEPTEMBER 2009 ................................................................................................................................................ www.ti.com
MODULATION LIMIT REGISTER (0x10)
Set modulation limit. See the appropriate power stage data sheet for recommended modulation limits.
Table 17. Modulation Limit Register (0x10)
LIMIT
D7
D6
D5
D4
D3
D2
D1
D0
MIN WIDTH [DCLKs]
MODULATION LIMIT
[DCLKs]
–
0
1
2
99.2%
–
0
1
2
4
98.4%
–
0
1
0
3
6
97.7%
–
0
1
4
8
96.9%
–
1
0
5
10
96.1%
–
1
0
1
6
12
95.3%
–
1
0
7
14
94.5%
–
1
8
16
93.8%
0
–
RESERVED
INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, 0x14, 0x15, 0x16)
Internal PWM channels 1, 2, 3, 4, 5, and 6 are mapped into registers 0x11, 0x12 ,0x13, 0x14, 0x15, and 0x16.
Table 18. Channel Interchannel Delay Register Format
BITS DEFINITION
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
Minimum absolute delay, 0 DCLK cycles, default for
0
channel 0 (1)
0
1
0
Maximum positive delay, 31 × 4 DCLK cycles
1
0
Maximum negative delay, –32 × 4 DCLK cycles
0
Unused bits
A
SUBADDRESS
D7
D6
D5
D4
D3
D2
D1
D0
Delay = (value) × 4 DCLK cycles
0x11
0
1
0
1
0
Default value for channel 1 (1)
-18 (0xB8)
0x12
0
1
0
1
0
Default value for channel 2 (1)
24 (0x60)
0x13
0
1
0
Default value for channel 3 (1)
-24 (0xA0)
0x14
0
1
0
1
0
Default value for channel 4 (1)
18 (0x48)
0x15
1
0
1
0
Default value for channel 5 (1)
-3 (0xF4)
0x16
1
0
1
0
Default value for channel 6 (1)
3 (0x0C)
(1)
Default values are in bold.
OFFSET REGISTER (0x17)
The offset register is mapped into 0x17.
Table 19. Channel Offset Register Format
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
Minimum absolute offset, 0 DCLK cycles, default for channel 0 (1)
1
Maximum absolute offset, 255 DCLK cycles
(1)
Default values are in bold.
54
Copyright 2008–2009, Texas Instruments Incorporated
Product Folder Link(s): TAS5705
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5705PAPRG4 | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
| TAS5705PAPR | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
| TAS5705PAP | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
| TAS5706BPAPR | 20.6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
| TAS5706BPAP | 20.6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5705PAPR | 功能描述:音頻放大器 20W stereo Dig Audio Pwr Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5705PAPRG4 | 功能描述:音頻放大器 20W stereo Dig Aud Pwr Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5706 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC |
| TAS5706A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC |
| TAS5706A_0812 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。