參數(shù)資料
型號(hào): T8531A
元件分類(lèi): Codec
英文描述: T8531A/8532 Multichannel Programmable Codec Chip Set
中文描述: T8531A/8532多通道可編程解碼器芯片組
文件頁(yè)數(shù): 22/50頁(yè)
文件大?。?/td> 888K
代理商: T8531A
22
Agere Systems Inc.
Preliminary Data Sheet
September 2001
Codec Chip Set
T8531A/T8532 Multichannel Programmable
Chip Set Functional Description
(continued)
Start-Up After Internal Reset
(continued)
Autocalibration
Autocalibration is an analog self-test and trimming pro-
cedure controlled by the DSP core. Sine wave signals
are generated in the receive direction. These signals
are looped back at the analog side of the T8532, and
the return signal amplitudes are measured in the trans-
mit path. This procedure provides on-the-spot fault
coverage of the transmit and receive paths. It also cali-
brates the octal devices by modifying the gain on each
channel. Channel four of the T8532 is the only channel
trimmed at the factory for absolute gain accuracy.
When autocalibration is run, all channels are trimmed
with reference to channel four. That is, the gain on
each channel is adjusted so that its absolute gain is
equivalent to that of the trimmed channel. Performing
trimming in this manner provides channel-to-channel
gain matching of better than 0.01 dB. This is a much
better performance than could be achieved using con-
ventional trimming. Trimmed values are placed in data
storage, and absolute gain values are then modified
accordingly any time the absolute gain register is
changed.
The calibration sequence measures the looped-back
power result and compares it to the calibrated channel.
The trim window is
±
0.2 dB. If any channel exhibits a
power value which is greater than
±
0.2 dB, the calibra-
tion procedure sets a failure flag for that channel. Trim-
ming will not be performed on the failed channel, and
the channel’s trimmed gain will be left at 0 dB. The
failed channel, therefore, is left in its previous state and
can still be used. The results of calibration are held in
RAM address 0x07F4 for transmit (pass 1) and 0x07F5
for receive (pass 2). A bit is set high for every failed
channel.
The preceding section discussed the sequence of
instructions that must be followed in order to properly
configure the T8531A for normal operation. The auto-
calibration procedure is mandatory after hardware
reset.
User Test Features
This section outlines the T8531A test features and
architecture. For more information on the line-test
capabilities, see the
T8531A/T8532 User Manual
and
the
T8531A ROM Routines User Manual
.
Off-Line Programmable System Test Capability
The T8531A has a standard 4-pin test access port
known as JTAG that can be used for testing and
debugging. The user has the option of downloading
custom firmware to the DSP engine RAM via the JTAG
port, and running it in the DSP engine in place of the
normal ROM-based code. The DSP16 hardware devel-
opment tool provides a powerful user interface for real-
time code development and debug. The user can also
execute the self-test ROM routine which exercises sig-
nificant portions of the T8531A and T8532 devices.
On-Line Per-Channel Test Capability
In addition to the active (i.e., normal voice processing
functions) and inactive routines, the user can select the
routines listed in Table 41 by altering the TX and RX
routines address in the time-slot information table (see
Table 6).
Inactive Mode with Loopback
This is a pair of routines that are used for the TX and
RX parts of the channel. Data from SDR is looped back
without modification to SDX.
Self-Test and Line-Test Routines
The following routines can be used to test the codec,
SLIC, relays, discretes, and line functionality.
Tone Generation
In tone generation mode, the RX part of the channel is
used to send a sine wave signal out to the line. The
sine wave can be up to 4 kHz in frequency, and up to
1024 points long. The RX filter is not implemented in
tone generation.
相關(guān)PDF資料
PDF描述
T8531 T8502 and T8503 Dual PCM Codecs with Filters
T8532 T8502 and T8503 Dual PCM Codecs with Filters
T8533 T8533/34 Quad Programmable Line Card Signal Processor
T8534 T8533/34 Quad Programmable Line Card Signal Processor
T8535B T8535B/T8536B Quad Programmable Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8532 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set
T8533 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor
T85331G 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks
T85331J 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks
T8534 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor