- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385894 > SYM53C875E (LSI Corporation) PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SYM53C875E |
| 廠商： | LSI Corporation |
| 英文描述： | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器) |
| 中文描述： | 的PCI -超的SCSI I / O處理器（個(gè)PCI -超的SCSI的I / O處理器） |
| 文件頁(yè)數(shù)： | 29/243頁(yè) |
| 文件大?。?/td> | 1362K |
| 代理商： | SYM53C875E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)
Functional Description
Loopback Mode
SYM53C875/875E Data Manual
2-7
When a dword is accessed, no repositioning of the
individual bytes is necessary since dwords are
addressed by the address of the least significant
byte. SCRIPT S always uses dwords in 32-bit sys-
tems, so compatibility is maintained between sys-
tems using different byte orientations. When less
than a dword is accessed, individual bytes must be
repositioned. Internally, the SYM53C875 adjusts
the byte control logic of the DMA FIFO and regis-
ter decodes to access the appropriate byte lanes.
T he registers will always appear on the same byte
lane, but the address of the register will be reposi-
tioned.
Big/Little Endian mode selection has the most
effect on individual byte access. Internally, the
SYM53C875 adjusts the byte control logic of the
DMA FIFO and register decodes to enable the
appropriate byte lane. T he registers will always
appear on the same byte lane, but the address of
the register will be repositioned.
Data to be transferred between system memory
and the SCSI bus always starts at address zero and
continues through address ‘n’ - there is no byte
ordering in the chip. T he first byte in from the
SCSI bus goes to address 0, the second to address
1, etc. Going out onto the SCSI bus, address zero
is the first byte out on the SCSI bus, address 1 is
the second byte, etc. T he only difference is that in
a Little Endian system, address 0 will be on byte
lane 0, and in Big Endian mode address zero will
be on byte lane 3.
Correct SCRIPT S will be generated if the
SCRIPT S compiler is run on a system that has the
same byte ordering as the target system. Any
SCRIPT S patching in memory must patch the
instruction with the byte ordering that the
SCRIPT S processor expects.
Software drivers for the SYM53C875 should
access registers by their logical name (i.e.,
SCNT L0) rather than by their address. T he logical
name should be equated to the register’s Big
Endian address in Big Endian mode (SCNT L0 =
03h), and its Little Endian address in Little
Endian Mode (SCNT L0 = 00h). T his way, there is
no change to the software when moving from one
mode to the other; only the equate statement set-
ting the operating modes needs to be changed.
Addressing of registers from within a SCRIPT S
instruction is independent of bus mode. Internally,
the SYM53C875 always operates in Little Endian
mode.
Loopback Mode
T he SYM53C875 loopback mode allows testing of
both initiator and target functions and, in effect,
lets the chip communicate with itself. When the
Loopback Enable bit is set in the ST EST 1 register,
the SYM53C875 allows control of all SCSI sig-
nals, whether the SYM53C875 is operating in ini-
tiator or target mode. For more information on
this mode of operation, refer to the
Symbios Logic
PCI-SCSI Programming Guide
.
Parity Options
T he SYM53C875 implements a flexible parity
scheme that allows control of the parity sense,
allows parity checking to be turned on or off, and
has the ability to deliberately send a byte with bad
parity over the SCSI bus to test parity error recov-
ery procedures. Table 2-2 defines the bits that are
involved in parity control and observation. Table 2-
3 describes the parity control function of the
Enable Parity Checking and Assert SCSI Even
Parity bits in the SCNT L0 register. Table 2-4
describes the options available when a parity error
occurs.
T he SYM53C875N has four additional parity pins
for checking incoming data on the PCI bus. T hese
pins are assigned to each byte of the PCI address/
data bus, and work in addition to the PAR (PCI
parity) pin. In PCI master read or slave write oper-
ations, each byte of incoming data on the PCI bus
is checked against its corresponding parity line, in
addition to the normal parity checking against the
PCI PAR signal. In PCI master write or slave read
operations, parity is generated for each byte. T his
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SYM53C876E | PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器) |
| SYM53C876 | PCI-Dual Channel SCSI Multi-Function Controller(PCI 雙通道SCSI多功能控制器) |
| SYM53C895A | PCI to Ultra2 SCSI Controller(PCI與Ultra2 SCSI連接控制器) |
| SYM53C895 | PCI to Ultra2 SCSI I/O Processor with LVD（Low Voltage Differential Link）Universal Transceivers(PCI與Ultra2 SCSI I/O接口處理器（帶低電壓差分連接通用收發(fā)器）) |
| SYM53C896 | PCI to Dual Channel Ultra2 SCSI Multifunction Controller(PCI與雙通道Ultra2 SCSI連接多功能控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| SYM53C896 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:BUS CONTROLLER |
| SYM-63LH+ | 制造商:MINI 制造商全稱(chēng):Mini-Circuits 功能描述:Frequency Mixer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。