
Samsung ASIC
4-103
STD150
PvOTyz_ABB
Analog Tri-state Output Buffers with Separate Bulk-Bias
Switching Characteristics
(Typical process, 25
°
C, 1.2V, 3.3V, t
R
/t
F
=0.11ns, CL: Capacitive Load[pF])
PHOT1_ABB
PHOT2_ABB
Path
Parameter
Delay [ns]
CL = 50.0pF
32.557
29.783
16.122
17.165
32.557
29.783
16.192
17.279
0.515
0.431
32.557
29.783
16.249
17.336
0.555
0.471
<
Delay Equations [ns]
Group1*
1.949 + 0.612*CL
3.253 + 0.531*CL
2.170 + 0.279*CL
4.413 + 0.255*CL
1.949 + 0.612*CL
3.253 + 0.531*CL
2.240 + 0.279*CL
4.527 + 0.255*CL
0.515 + 0.000*CL
0.431 + 0.000*CL
1.949 + 0.612*CL
3.253 + 0.531*CL
2.296 + 0.279*CL
4.584 + 0.255*CL
0.555 + 0.000*CL
0.471 + 0.000*CL
Group2*
1.941 + 0.612*CL
2.961 + 0.536*CL
2.354 + 0.275*CL
4.765 + 0.248*CL
1.943 + 0.612*CL
2.961 + 0.536*CL
2.422 + 0.275*CL
4.881 + 0.248*CL
0.515 + 0.000*CL
0.431 + 0.000*CL
1.943 + 0.612*CL
2.961 + 0.536*CL
2.479 + 0.275*CL
4.936 + 0.248*CL
0.555 + 0.000*CL
0.471 + 0.000*CL
Group3*
1.878 + 0.613*CL
2.583 + 0.541*CL
2.474 + 0.274*CL
4.894 + 0.246*CL
1.877 + 0.613*CL
2.583 + 0.541*CL
2.545 + 0.274*CL
5.007 + 0.246*CL
0.515 + 0.000*CL
0.431 + 0.000*CL
1.877 + 0.613*CL
2.583 + 0.541*CL
2.602 + 0.274*CL
5.068 + 0.246*CL
0.555 + 0.000*CL
0.471 + 0.000*CL
A to PAD
tR
tF
tPLH
tPHL
tR
tF
tPLH
tPHL
tPLZ
tPHZ
tR
tF
tPLH
tPHL
tPLZ
tPHZ
TN to PAD
EN to PAD
*Group1 : CL < 50, *Group2 : 50 =
Path
Parameter
Delay [ns]
CL = 50.0pF
16.787
17.384
9.245
11.018
16.787
17.384
9.315
11.131
0.451
0.494
16.787
17.384
9.372
11.188
0.493
0.533
<
Delay Equations [ns]
Group1*
1.397 + 0.308*CL
2.679 + 0.294*CL
1.996 + 0.145*CL
2.960 + 0.161*CL
1.397 + 0.308*CL
2.679 + 0.294*CL
2.065 + 0.145*CL
3.072 + 0.161*CL
0.451 + 0.000*CL
0.494 + 0.000*CL
1.397 + 0.308*CL
2.679 + 0.294*CL
2.122 + 0.145*CL
3.130 + 0.161*CL
0.493 + 0.000*CL
0.533 + 0.000*CL
Group2*
1.475 + 0.306*CL
2.720 + 0.293*CL
2.186 + 0.141*CL
3.482 + 0.151*CL
1.475 + 0.306*CL
2.720 + 0.293*CL
2.256 + 0.141*CL
3.595 + 0.151*CL
0.451 + 0.000*CL
0.494 + 0.000*CL
1.475 + 0.306*CL
2.720 + 0.293*CL
2.313 + 0.141*CL
3.652 + 0.151*CL
0.493 + 0.000*CL
0.533 + 0.000*CL
Group3*
1.505 + 0.306*CL
2.558 + 0.295*CL
2.338 + 0.139*CL
3.770 + 0.147*CL
1.505 + 0.306*CL
2.555 + 0.295*CL
2.405 + 0.139*CL
3.883 + 0.147*CL
0.451 + 0.000*CL
0.494 + 0.000*CL
1.505 + 0.306*CL
2.555 + 0.295*CL
2.465 + 0.139*CL
3.940 + 0.147*CL
0.493 + 0.000*CL
0.533 + 0.000*CL
A to PAD
tR
tF
tPLH
tPHL
tR
tF
tPLH
tPHL
tPLZ
tPHZ
tR
tF
tPLH
tPHL
tPLZ
tPHZ
TN to PAD
EN to PAD
*Group1 : CL < 50, *Group2 : 50 =