- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384931 > ST68C454 (Exar Corporation) QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) PDF資料下載
參數(shù)資料
| 型號(hào)： | ST68C454 |
| 廠商： | Exar Corporation |
| 英文描述： | QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) |
| 中文描述： | 四通用異步接收/發(fā)送器（UART） |
| 文件頁數(shù)： | 16/30頁 |
| 文件大小： | 378K |
| 代理商： | ST68C454 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
ST16C454/68C454
16
Rev. 3.20
Table 7, INTERRUPT SOURCE TABLE
Priority
Level
[ ISR BITS ]
Bit-3 Bit-2 Bit-1 Bit-0
Source of the interrupt
1
2
3
4
0
0
0
0
1
1
0
0
1
0
1
0
0
0
0
0
LSR (Receiver Line Status Register)
RXRDY (Received Data Ready)
TXRDY ( Transmitter Holding Register Empty)
MSR (Modem Status Register)
ISR BIT-0:
Logic 0 = An interrupt is pending and the ISR contents
may be used as a pointer to the appropriate interrupt
service routine.
Logic 1 = No interrupt pending. (normal default condi-
tion)
ISR BIT 1-3: (logic 0 or cleared is the default condition)
These bits indicate the source for a pending interrupt
at interrupt priority levels 1, 2, and 3 (See Interrupt
Source Table).
ISR BIT 4-7:
Not used - Initialized to a logic 0.
Line Control Register (LCR)
The Line Control Register is used to specify the
asynchronous data communication format. The word
length, the number of stop bits, and the parity are
selected by writing the appropriate bits in this register.
LCR BIT 0-1: (logic 0 or cleared is the default condi-
tion)
These two bits specify the word length to be transmit-
ted or received.
BIT-1
BIT-0
Word length
0
0
1
1
0
1
0
1
5
6
7
8
LCR BIT-2: (logic 0 or cleared is the default condition)
The length of stop bit is specified by this bit in
conjunction with the programmed word length.
BIT-2
Word length
Stop bit
length
(Bit time(s))
0
1
1
5,6,7,8
5
6,7,8
1
1-1/2
2
LCR BIT-3:
Parity or no parity can be selected via this bit.
Logic 0 = No parity. (normal default condition)
Logic 1 = A parity bit is generated during the transmis-
sion, receiver checks the data and parity for transmis-
sion errors.
LCR BIT-4:
If the parity bit is enabled with LCR bit-3 set to a logic
1, LCR BIT-4 selects the even or odd parity format.
Logic 0 = ODD Parity is generated by forcing an odd
number of logic 1s in the transmitted data. The
receiver must be programmed to check the same
format. (normal default condition)
Logic 1 = EVEN Parity
is generated by forcing an even
the number of logic 1s in the transmitted. The receiver
must be programmed to check the same format.
LCR BIT-5:
If the parity bit is enabled, LCR BIT-5 selects the
forced parity format.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C550CQ48 | UART WITH 16-BYTE FIFO’s |
| ST16C550IJ44 | UART WITH 16-BYTE FIFO’s |
| ST16C550IQ48 | UART WITH 16-BYTE FIFO’s |
| ST16C550CJ44 | Voltage Regulator IC; Package/Case:8-TSSOP; Output Current:350mA; Output Voltage:1.5V; Supply Voltage Max:6V; Current Rating:350mA; Leaded Process Compatible:No; Output Current Max:350mA; Output Voltage Max:1.5V RoHS Compliant: Yes |
| ST16C550CP40 | Voltage Regulator IC; Output Current:350mA; Output Voltage:1.8V; Package/Case:8-TSSOP; Supply Voltage Max:6V; Current Rating:350mA; Leaded Process Compatible:No; Output Current Max:350mA; Output Voltage Max:1.8V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST68C554 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UART WITH 16-BYTE FIFOS |
| ST68C554CJ68 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| ST68C554CJ68-F | 功能描述:UART 接口集成電路 SIGNALS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| ST68C554IJ68 | 制造商:Exar Corporation 功能描述: |
| ST68C554IJ68-F | 功能描述:UART 接口集成電路 SIGNALS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。