- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382551 > ST62T63C (意法半導(dǎo)體) 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI PDF資料下載
參數(shù)資料
| 型號： | ST62T63C |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| 中文描述： | 8位檢察官辦公室/存儲器與阿微控制器/ D轉(zhuǎn)換器，安全復(fù)位，自動重加載定時(shí)器，EEPROM和的SPI |
| 文件頁數(shù)： | 50/86頁 |
| 文件大?。?/td> | 559K |
| 代理商： | ST62T63C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
50/86
50
ST62T53C/T60C/T63C ST62E60C
AUTO-RELOAD TIMER
(Cont’d)
4.3.3 AR Timer Registers
AR Mode Control Register (ARMC)
Address: D5h
—
Reset status: 00h
Read/Write
The AR Mode Control Register ARMC is used to
program the different operating modes of the AR
Timer, to enable the clock and to initialize the
counter. It can be read and written to by the Core
and it is cleared on system reset (the AR Timer is
disabled).
Bit 7 =
TLCD
: Timer Load Bit. This bit, when set,
will cause the contents of ARRC register to be
loaded into the counter and the contents of the
prescaler register, ARPSC, are cleared in order to
initialize the timer before starting to count. This bit
is write-only and any attempt to read it will yield a
logical zero.
Bit 6 =
TEN
: Timer Clock Enable. This bit, when
set, allows the timer to count. When cleared, it will
stop the timer and freeze ARPSC and ARTSC.
Bit 5 =
PWMOE
: PWM Output Enable. This bit,
when set, enables the PWM output on the ARTI-
Mout pin. Whenreset, thePWM output is disabled.
Bit 4 =
EIE
: External Interrupt Enable. This bit,
when set, enables the external interrupt request.
When reset, the external interrupt request is
masked. If EIE is set and the related flag, EF, in
the ARSC0 register is also set, an interrupt re-
quest is generated.
Bit 3 =
CPIE
: Compare Interrupt Enable. This bit,
when set, enables the compare interrupt request.
If CPIE is reset, the compare interrupt request is
masked. IfCPIE is set and the related flag, CPF, in
the ARSC0 register is also set, an interrupt re-
quest is generated.
Bit 2 =
OVIE
: Overflow Interrupt This bit, when
set, enablesthe overflow interrupt request. If OVIE
is reset, the compare interrupt request is masked.
If OVIE is set and the related flag, OVF in the
ARSC0 register is also set, an interrupt request is
generated.
Bit 1-0 =
ARMC1-ARMC0
: Mode Control Bits 1-0
These are the operating mode control bits. The fol-
lowing bit combinations will select the various op-
erating modes:
AR Timer Status/Control Registers ARSC0 &
ARSC1.
These registerscontain the AR Timer sta-
tus information bits and also allow the program-
ming of clock sources, active edge and prescaler
multiplexer setting.
ARSC0 register bits 0,1 and 2 containthe interrupt
flags of the AR Timer. These bits are read normal-
ly. Each one may be reset by software. Writing a
one does not affect the bit value.
Address: D6h
—
Read/Clear
Bits 7-3 =
D7-D3
: Unused
Bit 2=
EF
: External Interrupt Flag.This bit is set by
any active edgeon the externalARTIMin input pin.
The flag is cleared by writing a zero to the EF bit.
Bit 1 =
CPF
: Compare Interrupt Flag.This bit isset
if the contents of the counter and the ARCP regis-
ter are equal. The flag is cleared by writing a zero
to the CPF bit.
Bit 0 =
OVF
: Overflow Interrupt Flag.This bit is set
by a transition of the counter from FFh to 00h
(overflow). The flag is cleared by writing a zero to
the OVF bit.
7
0
TCLD
TEN
PWMOE
EIE
CPIE
OVIE ARMC1 ARMC0
ARMC1
0
0
ARMC0
0
1
Operating Mode
Auto-reload Mode
Capture Mode
Capture Mode with Reset
of ARTC and ARPSC
Load on External Edge
Mode
1
0
1
1
7
0
D7
D6
D5
D4
D3
EF
CPF
OVF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST63E69 | 8-Bit EPROM HCMOS MCUs For Digital Controlled Multi Frequency Monitor(應(yīng)用于數(shù)字控制的多頻顯示器的8位EPROM HCMOS微控制器) |
| ST63T69 | 8-Bit EPROM HCMOS MCUs For Digital Controlled Multi Frequency Monitor(應(yīng)用于數(shù)字控制的多頻顯示器的8位EPROM HCMOS微控制器) |
| ST63E85 | 8-Bit EPROM/OTP MCUs With On-Screen-Display For TV Tuning(應(yīng)用于電視調(diào)諧帶屏幕顯示的8位EPROM/OTP微控制器) |
| ST63E87 | 8-Bit EPROM/OTP MCUs With On-Screen-Display For TV Tuning(應(yīng)用于電視調(diào)諧帶屏幕顯示的8位EPROM/OTP微控制器) |
| ST63T85 | 8-Bit EPROM/OTP MCUs With On-Screen-Display For TV Tuning(應(yīng)用于電視調(diào)諧帶屏幕顯示的8位EPROM/OTP微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST62T63CB6 | 功能描述:8位微控制器 -MCU OTP EPROM 2K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST62T63CM6 | 功能描述:8位微控制器 -MCU OTP EPROM 2K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST62T65CB3 | 制造商:STMicroelectronics 功能描述:+125C 4K OTP DIP - Rail/Tube |
| ST62T65CB6 | 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST62T65CB6 | 制造商:STMicroelectronics 功能描述:8BIT MCU OTP 4K+EEPROM 62T65 DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。