- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98143 > ST10R172LT6 (STMICROELECTRONICS) 16-BIT, 50 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | ST10R172LT6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 50 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, TQFP-100 |
| 文件頁數(shù)： | 18/68頁 |
| 文件大?。?/td> | 657K |
| 代理商： | ST10R172LT6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
25/68
ST10R172L - SYSTEM RESET
12
SYSTEM RESET
The following type of reset are implemented on the ST10R172L:
Asynchronous hardware reset: Asynchronous reset does not require a stabilized clock
signal on XTAL1 as it is not internally resynchronized, it resets the microcontroller into its
default reset state. Asynchronous reset is required on chip power-up and can be used during
catastrophic situations. The rising edge of the RSTIN pin is internally resynchronized before
exiting the reset condition, therefore, only the entry to hardware reset is asynchronous.
Synchronous hardware reset (warm reset): A warm synchronous hardware reset is
triggered when the reset input signal RSTIN is latched low and Vpp pin is high. The I/Os are
immediately (asynchronously) set in high impedance, RSTOUT is driven low. After RSTIN
negation is detected, a short transition period elapses, during which pending internal hold
states are cancelled and any current internal access cycles are completed, external bus
cycles are aborted. Then, the internal reset sequence is active for 1024 TCL (512 CPU clock
cycles). During this reset sequence, if bit BDRSTEN was previously set by software (bit 3 in
SYSCON register), RSTIN pin is driven low and internal reset signal is asserted to reset the
microcontroller in its default state. Note that after all reset sequence, bit BDRSTEN is cleared.
After the reset sequence has been completed, the RSTIN input is sampled. When the reset
input signal is active at that time the internal reset condition is prolonged until RSTIN
becomes inactive.
Software reset: The reset sequence can be triggered at any time by the protected
instruction SRST (software reset). This instruction can be executed deliberately within a
program, e.g. to leave bootstrap loader mode, or on a hardware trap that reveals a system
failure. As for a synchronous hardware reset, if bit BDRSTEN was previously set by software
(bit 3 in SYSCON register), the reset sequence lasts 1024 TCL (512 CPU clock cycles), and
drives the RSTIN pin low.
Watchdog timer reset: When the watchdog timer is not disabled during the initialization or
serviced regularly during program execution it will overflow and trigger the reset sequence.
Unlike hardware and software resets, the watchdog reset completes a running external bus
cycle if this bus cycle does not use READY, or if READY is sampled active (low) after the
programmed waitstates. When READY is sampled inactive (high) after the programmed
waitstates the running external bus cycle is aborted. Then the internal reset sequence is
started. The watchdog reset cannot occur while the ST10R172L is in bootstrap loader mode.
Bidirectional reset: The bidirectional reset is activated by setting bit BDRSTEN (bit 3 in
SYSCON register). This reset makes the watchdog timer reset and software reset externally
visible. It is active for the duration of an internal reset sequences caused by a watchdog timer
reset and software reset. Therefore, the bidirectional reset transforms an internal watchdog
timer reset or software reset into an external hardware reset with a minimum duration of
1024 TCL.
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST10R272LT6 | 16-BIT, 50 MHz, MICROCONTROLLER, PQFP100 |
| ST16C452PSIJ68 | 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC68 |
| ST16C452ATIJ68 | 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC68 |
| ST16C654IQ64/TR | 4 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQFP64 |
| ST18931CR | 16-BIT, 50 MHz, OTHER DSP, CPGA121 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST10R262-T1 | 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:10R262-T1 |
| ST10R272 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC |
| ST10R272L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC |
| ST10R272L_ER | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC (ERRATA SHEET) |
| ST10R272L-B0 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-BIT ROMLESS LOW VOLTAGE MCU WITH MAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。