- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383835 > SSTV16857MTDX Memory Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | SSTV16857MTDX |
| 元件分類： | 通用總線功能 |
| 英文描述： | Memory Driver |
| 中文描述： | 記憶體驅(qū)動(dòng) |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 76K |
| 代理商： | SSTV16857MTDX |
www.fairchildsemi.com
4
S
DC Electrical Characteristics
(Continued)
AC Electrical Characteristics
(Note 4)
Note 4:
Refer to Figure 1 through Figure 7.
Note 5:
This parameter is not production tested.
Note 6:
For data signal input slew rate
≥
1 V/ns.
Note 7:
For data signal input slew rate
≥
0.5 V/ns and
<
1 V/ns.
Note 8:
For CK, CK signals input slew rates are
≥
1 V/ns.
Capacitance
(Note 9)
Note 9:
T
A
=
+
25
°
C, f
=
1 MHz, Capacitance is characterized but not tested.
Symbol
Parameter
Conditions
V
DD
(V)
Min
Max
Units
R
OH
R
OL
R
O
Output HIGH On Resistance
Output LOW On Resistance
I
OH
=
20 mA
I
OL
=
20 mA
I
O
=
20 mA, T
A
=
25
°
C
2.3 to 2.7
2.3 to 2.7
7
7
20
20
| R
OH
- R
OL
|
2.5
4
Symbol
Parameter
T
A
=
0
°
C to
+
70
°
C, C
L
=
30 pF, R
L
=
50
V
DD
=
2.5V
±
0.2V; V
DDQ
=
2.5V
±
0.2V
Min
200
Units
Max
f
MAX
Maximum Clock Frequency
MHz
t
W
t
ACT
(Note 5)
Pulse Duration, CK, CK HIGH or LOW (Figure 2)
Differential Inputs Activation Time,
data inputs must be LOW after RESET HIGH (Figure 3)
2.5
ns
22
ns
t
INACT
(Note 5)
Differential Inputs De-activation Time,
data and clock inputs must be held at valid levels
(not floating) after RESET LOW
22
ns
t
S
Setup Time, Fast Slew Rate (Note 6)(Note 7) (Figure 5)
Setup Time, Slow Slew Rate (Note 7)(Note 8) (Figure 5)
Hold Time, Fast Slew Rate (Note 6)(Note 8) (Figure 5)
0.75
0.9
0.75
ns
t
H
ns
Hold Time, Slow Slew Rate (Note 7)(Note 8) (Figure 5)
Reset Removal Time (Figure 7)
Propagation Delay CLK, CLK to Q
n
(Figure 4)
0.9
10
1.1
t
REM
t
PHL
, t
PLH
ns
ns
2.8
t
PHL
t
SK(Pn-Pn)
Propagation Delay RESET to Q
n
(Figure 6)
Output to Output Skew
5.0
ns
200
ps
Symbol
C
IN
Parameter
Min
2.0
Typ
Max
3.0
Units
pF
Conditions
Data Pin Input Capacitance
V
DD
=
2.5V, V
I
=
V
REF
±
350 mV
CK, CK - Input Capacitance
2.5
3.5
pF
V
DD
=
2.5V, V
ICR
=
1.25V, V
I(PP)
=
360 mV
RESET
2.5
3.5
pF
V
DD
=
2.5V, V
I
=
V
DD
to GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTV16859DGG | IC CLOCK BUFFER TTL OUT 32-PLCC |
| SSTV16859GX | Memory Driver |
| SSTV16859MTDX | 1-Mbit (64K x 16) Static RAM |
| SSTV16859 | Dual Output 13-Bit Register with SSTL-2 Compatible I/O and Reset |
| SSTV16859G | Voltage Regulator IC; Output Current:300mA; Package/Case:8-MSOP; Supply Voltage Max:6V; Current Rating:300mA; Leaded Process Compatible:No; Output Current Max:300mA; Output Voltage Max:5V; Output Voltage Min:1.215V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTV16857MTDX_NL | 功能描述:寄存器 14-Bit Register with SSTL-2 Compatible I/O and Reset RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTV16857TE-E | 制造商:Renesas Electronics Corporation 功能描述:14-BIT SSTL_2 REGISTERED BUFFER TSSOP 48 PIN - Tape and Reel |
| SSTV16859 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5 V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM |
| SSTV16859_ZAA31162 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SSTV16859_ZBA30062 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。