- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1969 > SST89C58RC-40-C-QIF (Microchip Technology)IC MCU 8BIT FLASH 40WQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | SST89C58RC-40-C-QIF |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 47/88頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 8BIT FLASH 40WQFN |
| 標(biāo)準(zhǔn)包裝： | 81 |
| 系列： | FlashFlex® |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | EBI/EMI，I²C，SMBus，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，POR，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 32KB（32K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 2K x 8 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振蕩器型： | 外部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
2011 Silicon Storage Technology, Inc.
DS25100A
12/11
51
FlashFlex MCU
SST89C58RC
Data Sheet
A Microchip Technology Company
SMBus SFR
The SST89C58RC has two identical SMBus interfaces, each identical with the exception of the SFR
addresses and the I/O pins associated with each interface.
The SMBus interfaces operate as a master and/or slave and can function on a bus with multiple mas-
ters. The SMBus controls the SDA, the generation and synchronization of the SCL, the arbitration
logic, and the control and generation of START/STOP. The following SFRs are associated with the
SMBus.
SMBus Control Register
SMBus control register SM0CON0 configures and controls the SMBus interface making all bits in the
register software readable and writable. The SMBus hardware sets the Serial Interrupt flag (SI_0,
SMCON0.4) to logic ‘1’ when a valid serial interrupt condition occurs; and clears the Stop flag (STO_5,
SM0CON0.4) to logic ‘0’ when a STOP condition is present on the bus.
Enable the SMBus interface, by setting the SMBEN_0 flag to logic ‘1’; disable and remove it from the
bus by clearing the ENSMB flag to logic ‘0’. To reset the SMBus communication, momentarily clear the
SMBEN flag and then reset it to logic ‘1’. Using SMBEN to temporarily remove a device from the bus
will result in lost information. The best method to temporarily remove a device from the bus is to use
the Assert Acknowledge (AA) flag.
If the bus is idle, SMBus generates a START condition after a delay of 1.5 baud rate clock cycle when
the Start flag (STA_0, Sm0CON0.6) is set. If STA and STADY bits are both set in the first transmission
(that is, the SMBEN is set from “0” to “1”) and bus is idle, a START condition will be generated after 10
baud rate clock cycles. If SMBUS is already in the master mode and one or more than one bytes has
been transmitted or received, a repeated START condition will be generated when STA bit is set. If
SMBus is in addressed slave mode and the STA is set, no START condition will be generated until
SMBus enters “not addressed slave” mode and the bus is idle. STA bit only can be cleared by software.
In master mode, a STOP condition is transmitted on the bus when the Stop flag (STO_0, SM0CON0.5)
is set. And STO bit is cleared by hardware automatically after a STOP condition is detected on the bus.
If STA and STO bits are both set, the STOP condition is transmitted firstly, and then the START condi-
tion is transmitted.
Table 18:SMBus SFR Functions
SFR
Function
SM0CON0 / SM0CON1
Configures SMBus0
SM0STA
Controls status of SMBus0
SM0DAT
Data register for transmitting and receiving SMBus0 data
SM0ADR
Indicates SMBus0 slave address
SM0SCLH / SM0SCLL
Configures SMBus0 High/Low duty
SM1CON0 / SM1CON1
Configures SMBus1
SM1STA
Controls status of SMBus1
SM1DAT
Data register for transmitting and receiving SMBus1 data
SM1ADR
Indicates SMBus1 slave address
SM1SCLH / SM1SCLL
Configures SMBus1 High/Low duty
T0-0.25100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST89E54RC-33-C-PIE | IC MCU 8BIT 17KB FLASH 40PDIP |
| SST89E58RD2-40-I-TQJE | IC MCU 8BIT FLASH 44TQFP |
| SST89V58RD2-33-I-TQJE | IC MCU 8BIT 40KB FLASH 44TQFP |
| SSTUB32S869BHLFT | IC REGIST BUFF 14BIT DDR2 150BGA |
| ST16C1450CJ28-F | IC UART FIFO 1B 28PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST89C58RC-40-C-QIF-T | 功能描述:8位微控制器 -MCU 4.5-5.5V FlashFlex 8b 8051 Microctrl RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| SST89C58RC-40-I-NJE | 制造商:Microchip Technology Inc 功能描述:8 BIT MICROCONTROLLER WITH 40K - Rail/Tube 制造商:Microchip Technology Inc 功能描述:Microchip SST89C58RC-40-I-NJE Microcontrollers (MCU) |
| SST89C58RC-40-I-QIF | 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| SST89C58RC-40-I-TQJE | 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| SST89C59 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。