參數(shù)資料
型號: SNJ54BCT8374AJT
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24
封裝: 0.300 INCH, CERAMIC, DIP-24
文件頁數(shù): 24/26頁
文件大?。?/td> 434K
代理商: SNJ54BCT8374AJT
SN54BCT8374A, SN74BCT8374A
SCAN TEST DEVICES
WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SCBS045E JUNE 1990 REVISED JULY 1996
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Exit1-DR, Exit2-DR
The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return
to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register.
On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the
high-impedance state.
Pause-DR
No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain
indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.
Update-DR
If the current instruction calls for the selected data register to be updated with current data, then such update
occurs on the falling edge of TCK, following entry to the Update-DR state.
Capture-IR
When an instruction register scan is selected, the TAP controller must pass through the Capture-IR state. In
the Capture-IR state, the instruction register captures its current status value. This capture operation occurs
on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state.
For the ’BCT8374A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.
Shift-IR
Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO and,
on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to
the logic level present in the least-significant bit of the instruction register.
While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK
cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs
during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to
Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.
Exit1-IR, Exit2-IR
The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to
return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register.
On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the
high-impedance state.
Pause-IR
No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain
indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss
of data.
Update-IR
The current instruction is updated and takes effect on the falling edge of TCK following entry to the
Update-IR state.
相關(guān)PDF資料
PDF描述
SNJ54F02FK F/FAST SERIES, QUAD 2-INPUT NOR GATE, CQCC20
SNJ54F153FKR F/FAST SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQCC20
SN74F153DE4 F/FAST SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16
SNJ54F244J F/FAST SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20
SNJ54F245FKR F/FAST SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNJ54CBT16244WD 制造商:Texas Instruments 功能描述:Bus Switch 4-Element CMOS 16-IN 48-Pin CFPAK Tube
SNJ54CBT3383JT 制造商:Texas Instruments 功能描述:Bus Exchange Switch 1-Element 5-CH 24-Pin CDIP Tube
SNJ54CBTD3384JT 制造商:Texas Instruments 功能描述:Bus Switch 2-Element CMOS 10-IN 24-Pin CDIP Tube 制造商:Texas Instruments 功能描述:5962-9752701QLA - Rail/Tube
SNJ54CBTD3384W 制造商:Texas Instruments 功能描述:5962-9752701QKA
SNJ54F00FK 制造商:Texas Instruments 功能描述: