參數(shù)資料
型號: SN74ABT18504PMRG4
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: ABT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64
封裝: GREEN, PLASTIC, LQFP-64
文件頁數(shù): 7/32頁
文件大?。?/td> 505K
代理商: SN74ABT18504PMRG4
SN54ABT18504, SN74ABT18504
SCAN TEST DEVICES WITH
20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS108B – AUGUST 1992 – REVISED JUNE 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
15
boundary-control register opcode description (continued)
sample inputs/toggle outputs (TOPSIP)
Data appearing at the selected device input pins is captured in the shift-register elements of the selected BSCs
on each rising edge of TCK. This data is then updated in the shadow latches of the selected input BSCs and
applied to the inputs of the normal on-chip logic. Data in the shift-register elements of the selected output BSCs
is toggled on each rising edge of TCK and is then updated in the shadow latches and applied to the associated
device output pins on each falling edge of TCK.
pseudo-random pattern generation (PRPG)
A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge
of TCK, updated in the shadow latches, and applied to the associated device output pins on each falling edge
of TCK. This data is also updated in the shadow latches of the selected input BSCs and applied to the inputs
of the normal on-chip logic. Figures 4 and 5 illustrate the 40-bit linear-feedback shift-register algorithms through
which the patterns are generated. An initial seed value should be scanned into the boundary-scan register prior
to performing this operation. A seed value of all zeroes will not produce additional patterns.
=
B8-O
B7-O
B6-O
B5-O
B4-O
B3-O
B2-O
B1-O
B10-O
A7-I
A6-I
A5-I
A4-I
A3-I
A2-I
A1-I
A8-I
A10-I
A17-I
A16-I
A15-I
A14-I
A13-I
A12-I
A11-I
A18-I
A20-I
B18-O
B17-O
B16-O
B15-O
B14-O
B13-O
B12-O
B11-O
B20-O
B9-O
A9-I
A19-I
B19-O
Figure 4. 40-Bit PRPG Configuration (OEAB = 0, OEBA = 1)
相關(guān)PDF資料
PDF描述
SN74ABT18640DGGR ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56
SN74ABT18640DLR ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56
SN74ABT2240ADWRG4 ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74ABT2240APWE4 ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74ABT2240ADBRG4 ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74ABT18640 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS
SN74ABT18640DGG 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS
SN74ABT18640DGGR 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74ABT18640DL 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74ABT18640DLG4 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube