- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98091 > SN74ABT18504PMRG4 (TEXAS INSTRUMENTS INC) ABT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74ABT18504PMRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | ABT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64 |
| 封裝： | GREEN, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 6/32頁 |
| 文件大?。?/td> | 505K |
| 代理商： | SN74ABT18504PMRG4 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
SN54ABT18504, SN74ABT18504
SCAN TEST DEVICES WITH
20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS108B – AUGUST 1992 – REVISED JUNE 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
14
instruction register opcode description (continued)
boundary toggle outputs
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. Data in the shift-register elements of the selected output BSCs is toggled on each rising edge of
TCK in Run-Test/Idle, updated in the shadow latches, and applied to the associated device output pins on each
falling edge of TCK in Run-Test/Idle. Data in the selected input BSCs remains constant and is applied to the
inputs of the normal on-chip logic. Data appearing at the device input pins is not captured in the input BSCs.
The device operates in the test mode.
boundary-control register scan
The boundary-control register is selected in the scan path. The value in the boundary-control register remains
unchanged during Capture-DR. This operation must be performed prior to a boundary run test operation in order
to specify which test operation is to be executed.
Table 5. Boundary-Control Register Opcodes
BINARY CODE
BIT 2
→ BIT 0
MSB
→ LSB
DESCRIPTION
X00
Sample inputs/toggle outputs (TOPSIP)
X01
Pseudo-random pattern generation/40-bit mode (PRPG)
X10
Parallel signature analysis/40-bit mode (PSA)
011
Simultaneous PSA and PRPG/20-bit mode (PSA/PRPG)
111
Simultaneous PSA and binary count up/20-bit mode (PSA/COUNT)
boundary-control register opcode description
The boundary-control register opcodes are decoded from BCR bits 2 – 0 as shown in Table 5. The selected test
operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following
descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG
algorithms.
In general, while the control input BSCs (bits 87 – 80) are not included in the toggle, PSA, PRPG, or COUNT
algorithms, the output-enable BSCs (bits 87– 86 of the BSR) control the drive state (active or high impedance)
of the selected device output pins. These BCR instructions are only valid when the device is operating in one
direction of data flow (that is, OEAB
≠ OEBA). Otherwise, the bypass instruction is operated.
PSA input masking
Bits 22 – 3 of the boundary-control register are used to specify device input pins to be masked from PSA
operations. Bit 22 selects masking for device input pin A20 during A-to-B data flow or for device input pin B20
during B-to-A data flow. Bit 3 selects masking for device input pins A1 or B1 during A-to-B or B-to-A data flow,
respectively. Bits intermediate to 22 and 3 mask corresponding device input pins in order from most significant
to least significant, as indicated in Table 2. When the mask bit which corresponds to a particular device input
has a logic 1 value, the device input pin is masked from any PSA operation, meaning that the state of the device
input pin is ignored and has no effect on the generated signature. Otherwise, when a mask bit has a logic 0 value,
the corresponding device input is not masked from the PSA operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ABT18640DGGR | ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56 |
| SN74ABT18640DLR | ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56 |
| SN74ABT2240ADWRG4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74ABT2240APWE4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74ABT2240ADBRG4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74ABT18640 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS |
| SN74ABT18640DGG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS |
| SN74ABT18640DGGR | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18640DL | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18640DLG4 | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。