- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98091 > SN74ABT18504PMRG4 (TEXAS INSTRUMENTS INC) ABT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | SN74ABT18504PMRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | ABT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64 |
| 封裝： | GREEN, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 5/32頁 |
| 文件大?。?/td> | 505K |
| 代理商： | SN74ABT18504PMRG4 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
SN54ABT18504, SN74ABT18504
SCAN TEST DEVICES WITH
20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS108B – AUGUST 1992 – REVISED JUNE 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
13
instruction register opcode description
The instruction register opcodes are shown in Table 4. The following descriptions detail the operation of each
instruction.
boundary scan
This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST and INTEST instructions. The
boundary-scan register is selected in the scan path. Data appearing at the device input pins is captured in the
input BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the output BSCs. Data
scanned into the input BSCs is applied to the inputs of the normal on-chip logic, while data scanned into the
output BSCs is applied to the device output pins. The device operates in the test mode.
bypass scan
This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in the normal mode.
sample boundary
This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The
boundary-scan register is selected in the scan path. Data appearing at the device input pins is captured in the
input BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the output BSCs. The
device operates in the normal mode.
control boundary to high impedance
This instruction conforms to the IEEE P1149.1A HIGHZ instruction. The bypass register is selected in the scan
path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified
test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain
operational, and the normal on-chip logic function is performed.
control boundary to 1/0
This instruction conforms to the IEEE P1149.1A CLAMP instruction. The bypass register is selected in the scan
path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the input BSCs is applied
to the inputs of the normal on-chip logic, while data in the output BSCs is applied to the device output pins. The
device operates in the test mode.
boundary run test
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. The device operates in the test mode. The test operation specified in the boundary-control register
is executed during Run-Test/Idle. The five test operations decoded by the boundary-control register are: sample
inputs/toggle outputs (TOPSIP), pseudo-random pattern generation (PRPG), parallel signature analysis (PSA),
simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).
boundary read
The boundary-scan register is selected in the scan path. The value in the boundary-scan register remains
unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.
boundary self test
The boundary-scan register is selected in the scan path. All BSCs capture the inverse of their current values
during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both
shift register and shadow latch elements of the boundary-scan register. The device operates in the normal
mode.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74ABT18640DGGR | ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56 |
| SN74ABT18640DLR | ABT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56 |
| SN74ABT2240ADWRG4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74ABT2240APWE4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74ABT2240ADBRG4 | ABT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN74ABT18640 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS |
| SN74ABT18640DGG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT INVERTING BUS TRANSCEIVERS |
| SN74ABT18640DGGR | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18640DL | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18640DLG4 | 功能描述:特定功能邏輯 Device w/18-Bit Inv Bus Transceiver RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。