
Product Folder: SMJ320MCM42C, Dual SMJ320C40 Multichip Module, Digital Signal Processor
Keyword
Part Number
SMJ320MCM42C, Dual SMJ320C40 Multichip Module, Digital Signal Processor
DEVICE STATUS: ACTIVE
PARAMETER NAME
SMJ320MCM42C
Voltage Nodes (nom) (V) 5
FEATURES
q
Performance:
r
80 Million Floating-Point Operations Per Second (MFLOPS) With 496-MBps-Burst I/O Rate for 40-MHz Modules
r
Zero-Wait-State Local Memory for Each Processor
q
Organization:
r
128K-Word × 32-Bit Static Random-Access Memory (SRAM) (SMJ320MCM42D)
r
256K-Word × 32-Bit SRAM (SMJ320MCM42C)
q
Compliant With MIL-PRF-38535 QML
q
Dual C40 Performance With Local Memory Requiring Only 8.7 Square Inches of Board Space
q
Enhanced Performance Offered By Multichip-Module Solution
r
SMJ320MCM42C
s
67% Reduction in Number of Interconnects
s
54% Reduction (Minimum) in Board Area
s
Estimated 38% Reduction in Power Dissipation Due to Reduced Parasitic Capacitance and Interconnect Lengths
r
SMJ320MCM42D
s
56% Reduction in Number of Interconnects
s
30% Reduction (Minimum) in Board Area
s
Estimated 20% Reduction in Power Dissipation Due to Reduced Parasitic Capacitance and Interconnect Lengths
q
Four Memory Ports for High Data Bandwidth
r
Two Full 2G-Word External Buses
q
Two Internal Buses Mapped to Memory
r
128K-Word × 32-Bit SRAM for Each C40 Local Bus (SMJ320MCM42D)
r
256K-Word × 32-Bit SRAM for Each C40 Local Bus (SMJ320MCM42C)
q
Ten External Communication Ports for Direct Processor-to-Processor Communication
q
IEEE-1149.1
(JTAG) Boundary-Scan Compatible
q
408-Lead Ceramic Quad Flatpack Package (HFN Suffix)
q
Operating Free-Air Temperature Ranges:
–55°C to 125°C . . . (Military)
0°C to 70°C . . . (Commercial)
q
Communication-Port Connection Provided Between C40s for Interprocessor Communication
IEEE Standard 1149.1–1990 Standard Test-Access Port and Boundary-Scan Architecture
DESCRIPTION
The 42 dual C40 multichip module (MCM) contains two SMJ320C40 digital signal processors (DSPs) with 128K words × 32 bits (42D) or 256K words × 32 bits (42C) of zero-wait-state SRAMs mapped to each
local bus. Global address and data buses with two sets of control signals are routed externally for each processor, allowing external memory to be accessed. The external global bus provides a continuous
address reach of 2G words.
The dual C40 configuration allows standard microprocessor initialization using the bootstrap loader. Both reset-vector-control terminals are brought out to external terminals for each processor. A single CLKIN
line and a RESET line feed both processors in parallel, minimizing clock skew and allowing easy synchronization for interlocked operations.
file:///G|/imaging/BITTING/CPL/20030422/04212003_9/TXII/042120003_HTML/smj320mcm42c.html (1 of 3) [23-Apr-03 5:18:49 PM]