參數(shù)資料
型號: SI5318
廠商: Electronic Theatre Controls, Inc.
英文描述: SONET/SDH PRECISION CLOCK MULTIPLIER IC
中文描述: SONET / SDH的精密時鐘倍頻集成電路
文件頁數(shù): 22/30頁
文件大?。?/td> 593K
代理商: SI5318
Si5318
22
Rev. 1.0
Table 10. Si5318 Pin Descriptions
Pin #
Pin Name
I/O
Signal Level
Description
B4
FXDDELAY
I*
LVTTL
Fixed Delay Mode.
Set high to disable hitless recovery from digital hold
mode. This configuration is useful in applications that
require a known, or constant, input-to-output phase
relationship.
When this pin is high, hitless switching from digital
hold mode back to a valid clock input is disabled.
When switching from digital hold mode to a valid
clock input with FXDDELAY high, the clock output
changes as necessary to re-establish the initial/
default input-to-output phase relationship that is
established after powerup or reset. The rate of
change is determined by the setting of BWSEL[1:0].
When this pin is low, hitless switching from digital
hold mode back to a valid clock input is enabled.
When switching from digital hold mode to a valid
clock input with FXDDELAY low, the device enables
"phase build out" to absorb the phase difference
between the clock output and the clock input so that
the phase change at the clock output is minimized. In
this case, the input-to-output phase relationship fol-
lowing the transition out of digital hold mode is deter-
mined by the phase relationship at the time that
switching occurs.
Note:
FXDDELAY should remain at a static high or static
low level during normal operation. Transitions on
this pin are allowed only when the RSTN/CAL pin is
low. FXDDELAY must be set high when DBLBW is
set high.
D1
E1
CLKIN+
CLKIN–
I
AC Coupled
200–500 mV
PPD
(See Table 2)
System Clock Input.
Clock input to the DSPLL circuitry. The frequency of
the CLKIN signal is multiplied by the DSPLL to gen-
erate the CLKOUT clock output. The input-to-output
frequency multiplication factor is set by selecting the
clock input range and the clock output range. The fre-
quency of the CLKIN clock input can be in the 19, 39,
78, or 155 MHz range (nominally 19.44, 38.88,
77.76, or 155.52 MHz) as indicated in Table 3 on
page 7. The clock input frequency is selected using
the INFRQSEL[2:0] pins. The clock output frequency
is selected using the FRQSEL[1:0] pins.
*Note:
The LVTLL inputs on the Si5318 device have an internal pulldown mechanism that causes these inputs to default to a
logic low state if the input is not driven from an external source.
相關(guān)PDF資料
PDF描述
SI5320 SONET/SDH PRECISION CLOCK MULTIPLIER IC
SI5320-EVB EVALUATION BOARD FOR Si5320 SONET/SDH PRECISION CLOCK MULTIPLIER IC
SI5320-X-BC SONET/SDH PRECISION CLOCK MULTIPLIER IC
Si5321 SONET/SDH PRECISION CLOCK MULTIPLIER IC
SI5364 SONET/SDH PRECISION PORT CARD CLOCK IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5318-EVB 功能描述:時鐘和定時器開發(fā)工具 SI5318 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
SI5318-F-BC 功能描述:時鐘合成器/抖動清除器 SONET/SDH PRECISION CLOCK MULT.IC 19/155 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5318-F-BCR 功能描述:IC MULTIPLIER SONET/SDH 63CBGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:DSPLL® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
SI5318-G-BC 功能描述:電信集成電路 SONET/SDH Precision Clock Multiplier IC RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
SI5319 制造商:SILABS 制造商全稱:SILABS 功能描述:ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR