- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16492 > SI5013-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI5013 PDF資料下載
參數(shù)資料
| 型號： | SI5013-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 6/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR SI5013 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘和數(shù)據(jù)恢復(fù)（CDR） |
| 已用 IC / 零件： | SI5013 |
| 已供物品： | 板 |
| 其它名稱： | 336-1123 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
Si5013
14
Rev. 1.6
LOS signal hysteresis for the Si5013 CDR. The value of
R1 may be chosen to provide a range of hysteresis from
3 to 8 dB where a nominal value of 800
Ω adjusts the
hysteresis level to approximately 6 dB. Use a value of
500
Ω or 1000 Ω for R1 to provide 3 dB or 8 dB of
hysteresis, respectively.
Hysteresis is defined as the ratio of the LOS deassert
level (LOSD) and the LOS assert level (LOSA). The
hysteresis in decibels is calculated as 20log(LOSD/
LOSA).
4.9. Bit Error Rate (BER) Detection
The Si5013 uses a proprietary Silicon Laboratories
algorithm to generate a bit-error-rate (BER) alarm on
the BER_ALM pin if the observed BER is greater than a
user programmable threshold. Bit error detection relies
on the input data edge timing; edges occurring outside
of the expected event window are counted as bit errors.
The BER threshold is programmed by applying a
voltage to the BER_LVL pin between 500 mV and
2.25 V corresponding to a BER of approximately 10–10
and
10–6,
respectively.
The
voltage
present
on
BER_LVL maps to the BER as follows: log10(BER) = (4
x BER_LVL) – 13. (BER_LVL is in volts; BER is in bits
per second.).
4.10. Data Slicing Level
The Si5013 provides the ability to externally adjust the
slicing level for applications that require bit error rate
(BER) optimization. Adjustments in slicing level of
±15 mV (typical, relative to the internally set input
common mode voltage) are supported. The slicing level
is set by applying a voltage between 0.75 and 2.25 V to
the SLICE_LVL input. See Figure 8 for the operation
levels of the slice circuit.
When SLICE_LVL is driven below 500 mV, the slicing
level adjustment is disabled, and the slicing level is set
to the cross-point of the differential input signal.
Note: The slice circuit is designed to only work with pseudo-
random, dc-balanced data.
4.11. PLL Performance
The PLL implementation used in the Si5013 is fully
compliant with the jitter specifications proposed for
SONET/SDH equipment by Bellcore GR-253-CORE,
Issue 3, September 2000 and ITU-T G.958.
4.11.1. Jitter Tolerance
The Si5013’s tolerance to input jitter exceeds that of the
Bellcore/ITU mask shown in Figure 8. This mask
defines the level of peak-to-peak sinusoid jitter that
must be tolerated when applied to the differential data
input of the device.
Figure 8. OC-12 and OC-3 Slice Specification
-25
-20
-15
-10
-5
0
5
10
15
20
25
0.00
0.25
0.50
0.75
1.00
1.25
1.50
1.75
2.00
2.25
N
o
tS
p
ecif
ie
d
S
lic
e
D
is
a
bl
ed
10 mV
Note: SLICE is a continuous curve. This chart shows
the range of results from part-to-part.
Upper Limit
Lower Limit
Typical
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBC18DRTI-S734 | CONN EDGECARD 36POS DIP .100 SLD |
| ECM25DCTN | CONN EDGECARD 50POS DIP .156 SLD |
| XR16V554IL-0A-EVB | EVAL BOARD FOR XR16V554 48QFN |
| RPP30-2424SW | CONV DC/DC 30W 9-36VIN 24VOUT |
| 1-5492191-7 | CA SM LDS SCAPC-SC/UPC(NG) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5013-X-GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER |
| SI-50141-F | 功能描述:CONN MAGJACK 1PT 10/100BTX G/Y RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點:板鎖 包裝:托盤 |
| SI-50142 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50142 |
| SI-50143 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50143 |
| SI-50144 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50144 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。