- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16492 > SI5013-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI5013 PDF資料下載
參數(shù)資料
| 型號： | SI5013-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 4/26頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI5013 |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘和數(shù)據(jù)恢復（CDR） |
| 已用 IC / 零件： | SI5013 |
| 已供物品： | 板 |
| 其它名稱： | 336-1123 |
Si5013
12
Rev. 1.6
4. Functional Description
The Si5013 integrates a high-speed limiting amplifier
with a multi-rate CDR unit. No external reference clock
is required for clock and data recovery. The limiting
amplifier magnifies very low-level input data signals so
that
accurate
clock
and
data
recovery
can
be
performed. The CDR uses Silicon Laboratories DSPLL
technology to recover a clock synchronous to the input
data stream. The recovered clock retimes the incoming
data, and both are output synchronously via current-
mode logic (CML) drivers. Silicon Laboratories’ DSPLL
technology ensures superior jitter performance while
eliminating the need for external loop filter components
found
in
traditional
phase-locked
loop
(PLL)
implementations.
The limiting amplifier includes a control input for
adjusting the data slicing level and provides a loss-of-
signal level alarm output. The CDR includes a bit error
rate performance monitor which signals a high bit error
rate condition (associated with excessive incoming
jitter) relative to an externally adjustable bit error rate
threshold.
The optional reference clock minimizes the CDR
acquisition time and provides a stable reference for
maintaining the output clock when locking to a reference
is desired.
4.1. Limiting Amplifier
The limiting amplifier accepts the low-level signal output
from a transimpedance amplifier (TIA). The low-level
signal is amplified to a usable level for the CDR unit. The
minimum input swing requirement is specified in Table 2
on page 7. Larger input amplitudes (up to the maximum
input swing specified in Table 2) are accommodated
without
degradation
of
performance.
The
limiting
amplifier ensures optimal data slicing by using a digital
dc offset cancellation technique to remove any dc bias
introduced by the amplification stage.
4.2. DSPLL
The Si5013 PLL structure (shown in the "1. Detailed
Block Diagram" on page 4) utilizes Silicon Laboratories'
DSPLL
technology
to
maintain
superior
jitter
performance while eliminating the need for external loop
filter
components
found
in
traditional
PLL
implementations. This is achieved using a digital signal
processing (DSP) algorithm to replace the loop filter
commonly found in analog PLL designs. This algorithm
processes the phase detector error term and generates
a digital control value to adjust the frequency of the
voltage-controlled oscillator (VCO). This technology
enables CDR with far less jitter than is generated using
traditional methods, and it eliminates performance
degradation caused by external component aging. In
addition, because external loop filter components are
not required, sensitive noise entry points are eliminated,
thus making the DSPLL less susceptible to board-level
noise
sources
and
making
SONET/SDH
jitter
compliance easier to attain in the application.
4.3. Multi-Rate Operation
The Si5013 supports clock and data recovery for OC-
12/3 and STM-4/1 data streams.
Multi-rate operation is achieved by configuring the
device to divide down the output of the VCO to the
desired data rate. The divide factor is configured by the
RATESEL
pin.
The
RATESEL
configuration
and
associated data rates are given in Table 7.
4.4. Operation Without an External Refer-
ence
The Si5013 can perform clock and data recovery
without
an
external
reference
clock.
Tying
the
REFCLK+ input to VDD and the REFCLK– input to
GND configures the device to operate without an
external reference clock. Clock recovery is achieved by
monitoring the timing quality of the incoming data
relative to the VCO frequency. Lock is maintained by
continuously monitoring the incoming data timing quality
and adjusting the VCO accordingly. Details of the lock
detection and the lock-to-reference functions while in
this mode are described in their respective sections
below.
Note: Without an external reference the acquisition of data is
dependent solely on the data itself and typically
requires more time to acquire lock than when a refer-
ence is applied.
4.5. Operation With an External Reference
The Si5013 can also perform clock and data recovery
with an external reference. The device’s optional
external reference clock centers the DSPLL, minimizes
the acquisition time, and maintains a stable output clock
(CLKOUT) when lock-to-reference (LTR) is asserted.
When the reference clock is present, the Si5013 uses
the reference clock to center the VCO output frequency
so that clock and data is recovered from the input data
stream. The device self configures for operation with
one
of
three
reference
clock
frequencies.
This
Table 7. Multi-Rate Configuration
RATESEL
SONET/SDH
1622.08 Mbps
0155.52 Mbps
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBC18DRTI-S734 | CONN EDGECARD 36POS DIP .100 SLD |
| ECM25DCTN | CONN EDGECARD 50POS DIP .156 SLD |
| XR16V554IL-0A-EVB | EVAL BOARD FOR XR16V554 48QFN |
| RPP30-2424SW | CONV DC/DC 30W 9-36VIN 24VOUT |
| 1-5492191-7 | CA SM LDS SCAPC-SC/UPC(NG) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5013-X-GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER |
| SI-50141-F | 功能描述:CONN MAGJACK 1PT 10/100BTX G/Y RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標準包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點:板鎖 包裝:托盤 |
| SI-50142 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50142 |
| SI-50143 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50143 |
| SI-50144 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50144 |
發(fā)布緊急采購，3分鐘左右您將得到回復。