參數(shù)資料
型號: SC16C2552
廠商: NXP Semiconductors N.V.
英文描述: Dual UART with 16-byte transmit and receive FIFOs
中文描述: 雙UART具有16字節(jié)的傳輸和接收FIFO
文件頁數(shù): 4/38頁
文件大?。?/td> 579K
代理商: SC16C2552
Philips Semiconductors
SC16C2552
Dual UART with 16-byte transmit and receive FIFOs
Product data
Rev. 03 — 20 June 2003
4 of 38
9397 750 11636
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
INTA, INTB
34, 17
O
Interrupt A, B (Active-HIGH).
This function is associated with individual channel
interrupts, INTA, INTB. INTA, INTB are enabled when MCR bit 3 is set to a logic 1,
interrupts are enabled in the interrupt enable register (IER), and when an interrupt
condition exists. Interrupt conditions include: receiver errors, available receiver buffer
data, transmit buffer empty, or when a modem status flag is detected.
Read strobe (Active-LOW).
A logic 0 transition on this pin will load the contents of an
internal register defined by address bits A0-A2 onto the SC16C2552 data bus (D0-D7)
for access by external CPU.
Write strobe (Active-LOW).
A logic 0 transition on this pin will transfer the contents of
the data bus (D0-D7) from the external CPU to an internal register that is defined by
address bits A0-A2.
Multi-Function A, B.
This function is associated with an individual channel function, ‘A’
or ‘B’. User programmable bits 1-2 of the Alternate Function Register (AFR), selects a
signal function or output on these pins. OP2 (interrupt enable), BAUDOUT, and RXRDY
are signal functions that may be selected by the AFR. These signal functions are
described as follows:
OP2.
When OP2 (interrupt output enable function) is selected, the MF pin is a logic 1
when INTA, INTB is set to the 3-State mode (disabled), or a logic 0 when INTA, INTB
is enabled. (See MCR[3].) A logic 1 is the default signal condition that is available
following a master reset or power-up.
BAUDOUT.
When BAUDOUT function is selected, the 16
×
baud rate clock output is
available at this pin.
RXRDY.
RXRDY is primarily intended for monitoring DMA mode 1 transfers for the
receive data FIFOs. A logic 0 indicates there is receive data to read/unload, i.e.,
receive ready status with one or more RX characters available in the FIFO/RHR. This
pin is a logic 1 when the FIFO/RHR is empty or when the programmed trigger level
has not been reached. This signal can also be used for single mode transfers (DMA
mode 0).
Reset (Active-HIGH).
A logic 1 on this pin will reset the internal registers and all the
outputs. The UART transmitter output and the receiver input will be disabled during
reset time. (See
Section 7.11 “SC16C2552 external reset conditions”
for initialization
details.)
Transmit Ready A, B (Active-LOW).
These outputs provide the TX FIFO/THR status
for individual transmit channels (A-B). TXRDYn is primarily intended for monitoring
DMA mode 1 transfers for the transmit data FIFOs. An individual channel’s TXRDYA,
TXRDYB buffer ready status is indicated by logic 0, i.e., at least one location is empty
and available in the FIFO or THR. This pin goes to a logic 1 when there are no more
empty locations in the FIFO or THR. This signal can also be used for single mode
transfers (DMA mode 0).
Power supply input.
Crystal or external clock input.
Functions as a crystal input or as an external clock
input. A crystal can be connected between this pin and XTAL2 to form an internal
oscillator circuit. Alternatively, an external clock can be connected to this pin to provide
custom data rates. (See
Section 6.5 “Programmable baud rate generator”
.)
Output of the crystal oscillator or buffered clock.
(See also XTAL1.) Crystal
oscillator output or buffered clock output. Should be left open if an external clock is
connected to XTAL1.
Carrier Detect (Active-LOW).
These inputs are associated with individual UART
channels A through B. A logic 0 on this pin indicates that a carrier has been detected by
the modem for that channel.
IOR
24
I
IOW
20
I
MFA, MFB
35, 19
O
RESET
21
I
TXRDYA,
TXRDYB
1, 32
O
V
CC
XTAL1
33, 44
11
I
I
XTAL2
13
O
CDA, CDB
42, 30
I
Table 2:
Symbol
Pin description
…continued
Pin
Type
Description
相關(guān)PDF資料
PDF描述
SC16C2552IA44 Dual UART with 16-byte transmit and receive FIFOs
SC21545 NKCC1 (N-16)
SC26C562 CMOS dual universal serial communications controller (CDUSCC)(CMOS 雙通用串聯(lián)通信控制器(CDUSCC))
SC26C562A8A CMOS dual universal serial communications controller CDUSCC
SC26C562C1A CMOS dual universal serial communications controller CDUSCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C2552B 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
SC16C2552BIA44 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C2552BIA44,512 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C2552BIA44,518 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C2552BIA44,529 功能描述:UART 接口集成電路 2CH. UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel