
AMD Geode SC1100 Processor Data Book
117
SuperI/O Module
Revision 2.0
5.8
Legacy Functional Blocks
This section briefly describes the following blocks that pro-
vide legacy device functions:
 Serial Port (SP), UART functionality. (Similar to SCC1 in
the National Semiconductor PC87338 device.)
 Infrared Communication Port. (Similar to SCC2 in the
National Semiconductor PC87338 device.)
The description of each Legacy block includes a general
description, register maps, and bit maps. For more infor-
mation about legacy blocks, contact your AMD representa-
tive.
5.8.1
UART Functionality (SP)
The generic SP supports serial data communication with a
remote peripheral device or modem using a wired inter-
face. The functional blocks can function as a standard
16450, 16550, or as an Extended UART.
5.8.1.1
UART Mode Register Bank Overview
Four register banks, each containing eight registers, con-
trol UART operation. All registers use the same 8-byte
address space to indicate offsets 00h through 07h. The
BSR register selects the active bank and is common to all
5.8.1.2
SP Register and Bit Maps for UART
Functionality
The tables in this subsection provide register and bit maps
for Banks 0 through 3.
Figure 5-18. UART Mode Register Bank
Architecture
Bank 0
Bank 1
Bank 2
Bank 3
Offset 07h
Offset 06h
Offset 05h
Offset 04h
LCR/BSR
Offset 02h
Offset 01h
Offset 00h
Common
Register
Throughout
All Banks
16550 Banks
Table 5-31. Bank 0 Register Map
Offset
Type
Name
00h
RO
RXD. Receiver Data Port
W
TXD. Transmitter Data Port
01h
R/W
IER. Interrupt Enable
02h
RO
EIR. Event Identification (Read Cycles)
W
FCR. FIFO Control (Write Cycles)
03h
W
LCR1. Line Control
R/W
04h
R/W
MCR. Modem/Mode Control
05h
RO
LSR. Link Status
06h
RO
MSR. Modem Status
07h
R/W
SPR. Scratchpad
RO
ASCR. Auxiliary Status and Control
1.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in 
Table 5-32.