參數(shù)資料
型號(hào): SAX-XC878M-13FFI5V
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 24 MHz, RISC MICROCONTROLLER, PQFP64
封裝: PLASTIC, TQFP-64
文件頁(yè)數(shù): 10/141頁(yè)
文件大?。?/td> 2385K
代理商: SAX-XC878M-13FFI5V
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
XC878CLM
Functional Description
Data Sheet
100
V1.1, 2009-08
3.22
Analog-to-Digital Converter
The XC878 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with
eight multiplexed analog input channels. The ADC uses a successive approximation
technique to convert the analog voltage levels from up to eight different sources. The
analog input channels of the ADC are available at AN0 - AN7.
Features
Successive approximation
8-bit or 10-bit resolution
Eight analog channels
Four independent result registers
Result data protection for slow CPU access
(wait-for-read mode)
Single conversion mode
Autoscan functionality
Limit checking for conversion results
Data reduction filter
(accumulation of up to 2 conversion results)
Two independent conversion request sources with programmable priority
Selectable conversion request trigger
Flexible interrupt generation with configurable service nodes
Programmable sample time
Programmable clock divider
Cancel/restart feature for running conversions
Integrated sample and hold circuitry
Compensation of offset errors
Low power modes
3.22.1
ADC Clocking Scheme
A common module clock
f
ADC generates the various clock signals used by the analog and
digital parts of the ADC module:
f
ADCA is input clock for the analog part.
f
ADCI is internal clock for the analog part (defines the time base for conversion length
and the sample time). This clock is generated internally in the analog part, based on
the input clock
f
ADCA to generate a correct duty cycle for the analog components.
f
ADCD is input clock for the digital part.
Figure 30 shows the clocking scheme of the ADC module. The prescaler ratio is
selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected
when the maximum performance of the ADC is not required.
相關(guān)PDF資料
PDF描述
SAX-XC878-16FFA3V3 RISC MICROCONTROLLER, PQFP64
SB80486DX2SC50 32-BIT, 50 MHz, RISC PROCESSOR, PQFP208
SB80486SXSC33 32-BIT, 33 MHz, MICROPROCESSOR, PQFP208
SB80C186EC-20 16-BIT, 20 MHz, MICROPROCESSOR, PQFP100
SB80C188EC-13 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAY5731 制造商:The Stanley Works 功能描述:
SAYFH836MCC0F0AR05 制造商:Murata Manufacturing Co Ltd 功能描述:
SAYRF1G95HN0F0AR05 制造商:Murata Manufacturing Co Ltd 功能描述:
SAYRF1G95HN0F0AR1S 制造商:Murata Manufacturing Co Ltd 功能描述:
SAYRJ1G88CE0B0AR05 制造商:Murata Manufacturing Co Ltd 功能描述: