參數(shù)資料
型號(hào): SAH-XC2723X-20F66V
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQCC48
封裝: 0.50 MM PITCH, GREEN, PLASTIC, VQFN-48
文件頁(yè)數(shù): 98/112頁(yè)
文件大?。?/td> 3116K
代理商: SAH-XC2723X-20F66V
XC2723X
XC2000 Family / Econo Line
Electrical Parameters
PRELIMINARY
Data Sheet
82
V1.0, 2010-12
Direct Drive
When direct drive operation is selected (SYSCON0.CLKSEL = 11B), the system clock is
derived directly from the input clock signal CLKIN1:
f
SYS = fIN.
The frequency of
f
SYS is the same as the frequency of fIN. In this case the high and low
times of
f
SYS are determined by the duty cycle of the input clock fIN.
Selecting Bypass Operation from the XTAL11) input and using a divider factor of 1 results
in a similar configuration.
Prescaler Operation
When prescaler operation is selected (SYSCON0.CLKSEL = 10B, PLLCON0.VCOBY =
1B), the system clock is derived either from the crystal oscillator (input clock signal
XTAL1) or from the internal clock source through the output prescaler K1 (= K1DIV+1):
f
SYS = fOSC / K1.
If a divider factor of 1 is selected, the frequency of
f
SYS equals the frequency of fOSC. In
this case the high and low times of
f
SYS are determined by the duty cycle of the input
clock
f
OSC (external or internal).
The lowest system clock frequency results from selecting the maximum value for the
divider factor K1:
f
SYS = fOSC / 1024.
4.6.2.1
Phase Locked Loop (PLL)
When PLL operation is selected (SYSCON0.CLKSEL = 10B, PLLCON0.VCOBY = 0B),
the on-chip phase locked loop is enabled and provides the system clock. The PLL
multiplies the input frequency by the factor F (
f
SYS = fIN × F).
F is calculated from the input divider P (= PDIV+1), the multiplication factor N (=
NDIV+1), and the output divider K2 (= K2DIV+1):
(F = N / (P
× K2)).
The input clock can be derived either from an external source at XTAL1 or from the on-
chip clock source.
The PLL circuit synchronizes the system clock to the input clock. This synchronization is
performed smoothly so that the system clock frequency does not change abruptly.
Adjustment to the input clock continuously changes the frequency of
f
SYS so that it is
locked to
f
IN. The slight variation causes a jitter of fSYS which in turn affects the duration
of individual TCSs.
1) Voltages on XTAL1 must comply to the core supply voltage
VDDIM.
相關(guān)PDF資料
PDF描述
SAK-XC2765X-72F80LAA 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
SAK-XC2768X-136F128L 32-BIT, FLASH, 128 MHz, RISC MICROCONTROLLER, PQFP100
SAK-XE160FU-4F40R 16-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PDSO38
SAK-XE169FH-136F100L 16-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP176
SAL-TC1766-192F80U 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, UUC231
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAI Y-4S M8-M8 制造商:Weidmuller 功能描述:SPLITTER PLUG TO 2X RCPT M8 制造商:Weidmuller 功能描述:SPLITTER, PLUG TO 2X RCPT, M8, 4 WAY 制造商:Weidmuller 功能描述:SPLITTER, PLUG TO 2X RCPT, M8, 4 WAY, No. of Ports:2, SVHC:No SVHC (20-Jun-2013)
SAI01 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Separate Excitation Switching Type
SAI01-1 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-mount and Separate Excitation Type
SAI01V1 制造商:Sanken Electric Co Ltd 功能描述:IC REG BUCK 5V 0.5A PS-4PIN
SAI02 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-mount and Separate Excitation Type