- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98074 > SAB-C161S-LM3V (INFINEON TECHNOLOGIES AG) 16-BIT, 20 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | SAB-C161S-LM3V |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 20 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, MQFP-80 |
| 文件頁數(shù)： | 44/75頁 |
| 文件大?。?/td> | 1315K |
| 代理商： | SAB-C161S-LM3V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
C161S
Timing Characteristics
Data Sheet
45
V1.0, 2003-11
levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the
logic levels on pins P0.15-13 (P0H.7-5).
Table 13 associates the combinations of these three bits with the respective clock
generation mode.
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001
B) the CPU clock is derived from
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
f
CPU is half the frequency of fOSC and the high and low time of fCPU (i.e.
the duration of an individual TCL) is defined by the period of the input clock
f
OSC.
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
f
OSC for any TCL.
Phase Locked Loop
When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is
enabled and provides the CPU clock (see Table 13). The PLL multiplies the input
frequency by the factor F which is selected via the combination of pins P0.15-13 (i.e.
f
CPU
=
f
OSC × F). With every F’th transition of fOSC the PLL circuit synchronizes the CPU clock
to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency
does not change abruptly.
Due to this adaptation to the input clock the frequency of
f
CPU is constantly adjusted so
it is locked to
f
OSC. The slight variation causes a jitter of fCPU which also effects the
duration of individual TCLs.
Table 13
C161S Clock Generation Modes
CLKCFG
(P0H.7-5)
CPU Frequency
f
CPU = fOSC × F
External Clock
Input Range
1)
1) The external clock input range refers to a CPU clock range of 10 … 25 MHz (PLL operation). If the on-chip
oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.
Notes
1 1 1
f
OSC × 4
2.5 to 6.25 MHz
Default configuration
1 1 0
f
OSC × 3
3.33 to 8.33 MHz
–
1 0 1
f
OSC × 2
5 to 12.5 MHz
–
1 0 0
f
OSC × 5
2 to 5 MHz
–
0 1 1
f
OSC × 1
1 to 25 MHz
Direct drive
2)
2) The maximum frequency depends on the duty cycle of the external clock signal.
0 1 0
f
OSC × 1.5
6.66 to 16.67 MHz
–
0 0 1
f
OSC / 2
2 to 50 MHz
CPU clock via prescaler
0 0 0
f
OSC × 2.5
4 to 10 MHz
–
相關PDF資料 |
PDF描述 |
|---|---|
| SAB-C161S-L25M | 16-BIT, 25 MHz, MICROCONTROLLER, PQFP80 |
| SAF-C501G-LN | 8-BIT, 12 MHz, MICROCONTROLLER, PQCC44 |
| SAF-C501G-LN | 8-BIT, 12 MHz, MICROCONTROLLER, PQCC44 |
| SAF-C504-L24M | 8-BIT, 24 MHz, MICROCONTROLLER, PQFP44 |
| SAF-C504-L40M | 8-BIT, 40 MHz, MICROCONTROLLER, PQFP44 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SABC161SLM3VAAXT | 制造商:Infineon Technologies AG 功能描述:MCU 16-bit C166 CISC/RISC ROMLess 3.3V 80-Pin MQFP |
| SAB-C161V-L16M | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller |
| SABC16324D33F | 制造商:INFINEON 功能描述:New |
| SABC163L25F | 制造商:Infineon Technologies AG 功能描述:MCU 16-bit C166 CISC/RISC ROMLess 5V 100-Pin TQFP |
| SAB-C163-L25F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。