參數(shù)資料
型號(hào)： SAA7348GP
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： All Compact Disc Engine ACE
中文描述： 8-BIT, MROM, 35 MHz, MICROCONTROLLER, PQFP100
文件頁(yè)數(shù)： 23/60頁(yè)
文件大?。?/td> 205K
代理商： SAA7348GP
1997 Jul 11
23
Philips Semiconductors
Preliminary specification
All Compact Disc Engine (ACE)
SAA7348GP
8
MICROCONTROLLER INTERFACE
This section describes the microcontroller application
registers, the memory map, the decoder registers and the
servo commands.
8.1
Microcontroller applications registers
8.1.1
CLK
GENERATE REGISTER
(CLKgen)
The CLK generate register is used to select clock multiplier
PLL frequencies and dividers and to switch the servo clock
between single and double frequency. The register is byte
addressable; R/W.
The on-chip clock multiplier (programmable: 4
×
, 6
×
or 8
×
)
allows an external 8.4672 MHz crystal to be used. This
generates a single internal master clock from which all
other clock signals are derived.
Note that both the microcontroller and the servo are
designed for a 50% duty factor input clock.
For a 16
×
decoder speed, the internal master clock must
be 67.7376 MHz (i.e. clock multiplier set to 8
×
).
The 16.9344 MHz signal can be generated by setting the
clock divider to 4, resulting in a standard 50% duty factor
clock. For a 12
×
decoder speed, the internal master clock
must be 50.8032 MHz (i.e. clock multiplier set to 6
×
).
A divide factor of 3 will generate the 16.9344 MHz signal,
resulting in a 66% duty factor clock.
The clock divider values set by means of the CLKgen
register are shown in Table 9.
Table 7
CLK generate register (address 0X9EH)
Table 8
Description of CLKgen bits
7
6
5
4
3
2
1
0
CLKgen.7 CLKgen.6
CLKgen.5
clock_servohi
clock_seldiv2
clock_seldiv1
clock_selpll2
clock_selpll1
BIT
SYMBOL
DESCRIPTION
7
6
5
4
3
2
1
0
CLKgen.7
CLKgen.6
CLKgen.5
clock_servohi
clock_seldiv2
clock_seldiv1
clock_selpll2
clock_selpll1
not used
selects single or 2
×
servo clock
these bits select the clock divider for the 80C51 core and servo; see Table 9
these bits select the clock multiplier frequency; see Table 9
相關(guān)PDF資料
PDF描述
SAA7350 20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS
SAA7356HL 1394 SBP-2 link layer controller
SAA7360GPB Analog-to-Digital Converter， 18-Bit
SAA7366TD-T Analog-to-Digital Converter， 18-Bit
SAA7360 Bitstream conversion ADC for digital audio systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7350 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS
SAA7356HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 SBP-2 link layer controller
SAA7360 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems
SAA7360GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems
SAA7360GPB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 18-Bit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*