- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368612 > S5D0127X01-Q0R0 (SAMSUNG SEMICONDUCTOR CO. LTD.) MULTISTANDARD VIDEO DECODER/SCALER PDF資料下載
參數(shù)資料
| 型號： | S5D0127X01-Q0R0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | MULTISTANDARD VIDEO DECODER/SCALER |
| 中文描述： | 多標(biāo)準(zhǔn)視頻解碼器/倍線器 |
| 文件頁數(shù)： | 9/96頁 |
| 文件大?。?/td> | 1509K |
| 代理商： | S5D0127X01-Q0R0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ELECTRONICS
S5D0127X01 Data Sheet
MULTIMEDIA VIDEO
PAGE 9 OF 96
Modified on May/04/2000
1.1.2. Digital AGC Control
The AGC normally references to the ADC code difference between sync tip and back porch. Two sets of sync
tip-back porch ADC values are available for different AGC gain requirements: if
AGCGN
= 0, the sync tip locks to
code 2, and the back porch locks to code 70; when
AGCGN
= 1, the sync tip locks to 16, and the back porch locks
to code 70. Video signal with abnormal sync tip or very bright saturated colors may cause the ADC to limit the
maximum value. This situation can be corrected by enabling the
AGCOVF
bit in the
CMDB
register to force the
gain tracking loop to reduce AGC when maximum limiting conditions occur. The AGC may also be programmed to
freeze the AGC at the current value by setting the
AGCFRZ
bit in the
CMDB
register. Once the AGC is frozen, the
gain can be manually adjusted with the
AGC
register. The tracking time constant for the AGC can be controlled
with the
AGC_LPG[1:0]
bits in the
TRACKB
register. In addition, the AGC tracking time constant can be configured
as 2X faster during acquisition via the
AGC_LKG
.
1.1.3. Digital Video Input
The high quality digital video down scaler in the S5D0127X01 can be directly accessed via the EXV bi-directional
port. The S5D0127X01 accepts CCIR 656 compliant 8-bit YCbCr digital video input with embedded or external
timing. Video timing may also be generated by the S5D0127X01. Data path for 8-bit YCbCr input is shown in
Figure 3. Selection of analog video input or digital CCIR 656 data is with the
INPSL[1:0]
register bits. The
S5D0127X01 can operate in master or slave timing mode when the chip is programmed for digital video input.
1.1.4. Pixel Clock and Timing Mode Selection for Digital Video Input
Pixel clock and synchronization timing can be individually selected to either come from an external generator or be
generated internally. In addition, if synchronization is provided by an external source, the S5D0127X01 supports
embedded syncs as defined in CCIR 656, or TTL HS and VS inputs. Selection of pixel clock is via
CKDIR
bit in
Table 1: Analog Video Input selections
INSEL[3:0](hex)
Selected Input(s)
Video Type
0
AY0
Composite
1
AY1
Composite
2
AY2
Composite
4
AC0
Composite
5
AC1
Composite
6
AC2
Composite
8
AY0, AC0
S-Video
9
AY1, AC1
S-Video
A
AY2, AC2
S-Video
F
AY2(Y), AC1(Cb), AC2(Cr)
YCbCr component video
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5D2510 | stand-alone OSD Processor |
| S5G9802X01 | MB 18C 18#20 SKT RECP RoHS Compliant: No |
| S5G9802X01-D0B0 | MB 19C 19#20 PIN RECP |
| S5K437CA | 1/4 Optical Size 640x480 (VGA) 2.8V CMOS Image Sensor |
| S5K437CX01 | 1/4 Optical Size 640x480 (VGA) 2.8V CMOS Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5D2400X | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S5D2400X scaling image processor |
| S5D2501F | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITORS |
| S5D2508A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
| S5D2508A01 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
| S5D2508A01-D0B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。