- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368612 > S5D0127X01-Q0R0 (SAMSUNG SEMICONDUCTOR CO. LTD.) MULTISTANDARD VIDEO DECODER/SCALER PDF資料下載
參數(shù)資料
| 型號(hào)： | S5D0127X01-Q0R0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | MULTISTANDARD VIDEO DECODER/SCALER |
| 中文描述： | 多標(biāo)準(zhǔn)視頻解碼器/倍線器 |
| 文件頁(yè)數(shù)： | 52/96頁(yè) |
| 文件大?。?/td> | 1509K |
| 代理商： | S5D0127X01-Q0R0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
ELECTRONICS
S5D0127X01 Data Sheet
MULTIMEDIA VIDEO
PAGE 52 OF 96
Modified on May/04/2000
Control Register B
Index
Mnemonic
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
02h
CMDB
AGCGN
VALIGN
AGCOVF
AGCFRZ
INSEL[3:0]
INSEL[3:0]
Analog input channel select.
0
AY0 is composite input.*
1
AY1 is composite input.
2
AY2 is composite input.
4
AC0 is composite input.
5
AC1 is composite input.
6
AC2 is composite input.
8
AY0 is luminance input, AC0 is chrominance input.
9
AY1 is luminance input, AC1 is chrominance input.
A
AY2 is luminance input, AC2 is chrominance input.
F
AY2 is luminance input, AC1 is Cb input, AC2 is Cr input.
Freeze the analog AGC for the Y and C paths at their current values.
0
AGC is running. Reading AGC register returns the current AGC gain.*
1
AGC is frozen. Gain can be changed or read with AGC register.
AGC gain control mode.
0
AGC gain tracks to sync tip and back porch delta.
1
If ADC overflows, AGC gain will be reduced (this has higher priority over normal
sync tip - back porch tracking).*
VS edge alignment control.
0
VS leading edge occurs during serration pulses (typically within the first serration
pulse). VS trailing edge is aligned to half line or beginning of the line depending on
the field.*
1
VS leading edge is aligned to half line or beginning of the line depending on the
field. VS trailing edge is always aligned to beginning of the line.
AGC gain calculation.
0
Normal mode. AGC gain calculation is based on sync tip to back porch difference
equal to 68 ADC code.*
1
AGC gain calculation is base on sync tip to back porch difference equal to 54 ADC
code. This will reduce the AGC gain by a factor of 1/1.25 compare to normal mode.
When used in conjunction with
PED
and
RGBH
, this effectively increases the input
dynamic range.
AGCFRZ
AGCOVF
VALIGN
AGCGN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5D2510 | stand-alone OSD Processor |
| S5G9802X01 | MB 18C 18#20 SKT RECP RoHS Compliant: No |
| S5G9802X01-D0B0 | MB 19C 19#20 PIN RECP |
| S5K437CA | 1/4 Optical Size 640x480 (VGA) 2.8V CMOS Image Sensor |
| S5K437CX01 | 1/4 Optical Size 640x480 (VGA) 2.8V CMOS Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5D2400X | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S5D2400X scaling image processor |
| S5D2501F | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITORS |
| S5D2508A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
| S5D2508A01 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
| S5D2508A01-D0B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:OSD PROCESSOR FOR MONITOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。