參數(shù)資料
型號: S2204
廠商: Applied Micro Circuits Corp.
英文描述: Quad GigaBit Ethernet Transceiver(帶鎖相環(huán)時鐘合成器的四千兆位以太網(wǎng)收發(fā)器)
中文描述: 四個千兆以太網(wǎng)收發(fā)器(帶鎖相環(huán)時鐘合成器的四千兆位以太網(wǎng)收發(fā)器)
文件頁數(shù): 10/33頁
文件大?。?/td> 339K
代理商: S2204
10
QUAD GIGABIT ETHERNET DEVICE
S2204
October 9, 2000 / Revision E
e
d
o
M
E
D
O
M
C
q
e
r
F
x
0
C
B
R
e
d
o
M
k
c
o
C
f
H
0
z
H
M
5
6
e
d
o
M
k
c
o
C
l
F
1
z
H
M
5
2
1
Table 5. Output Clock Mode (TMODE = 1)
E
D
O
M
T
k
c
o
C
c
r
u
t
u
o
p
S
n
e
k
c
o
C
e
c
r
t
u
o
p
S
t
u
O
u
0
K
L
C
F
E
R
A
C
B
T
1
x
C
B
T
x
C
B
R
Table 5A. S2204 Data Clocking
Data Output
Data is output on the DOUT[0:9] outputs. The
COM_DET signal is used to indicate the reception of a
valid K28.5 character.
The S2204 TTL outputs are optimized to drive 65
line impedances. Internal source matching provides
good performance on unterminated lines of reason-
able length.
Parallel Output Clock Rate
Two output clock modes are supported, as shown in
Table 5. When CMODE is High, a complementary
TTL clock at the data rate is provided on the RBC1/0x
outputs. Data should be clocked on the rising edge of
RBC1x. When CMODE is Low, a complementary TTL
clock at 1/2 the data rate is provided. Data should be
latched on the rising edge of RBC1x and the rising
edge of RBC0x.
In Gigabit Ethernet applications, multiple consecu-
tive K28.5 characters cannot be generated. How-
ever, for serial backplane applications this can
occur. The S2204 must be able to operate properly
when multiple K28.5 characters are received. After
the first K28.5 is detected and aligned, the RBC1/0x
clock will operate without glitches or loss of cycles.
Receiver Output Clocking
The S2204 parallel output clock source is deter-
mined by the TMODE selection. When REFCLK
clocking is selected (TMODE = Low), the parallel
output clocks (RCxP/N) are sourced from the TCLKA
input. When TCLK clocking is selected (External
Clocking Mode), the parallel output clocks are de-
rived from the recovered clock from each channel.
Table 5A describes the receiver output clocking op-
tions available.
When TCLKA is the output clock source, REFCLK
and TCLKA must equal the parallel word rate
(CLKSEL = Low). Additionally, the recovered clocks
and the clock input on TCLKA must be frequency
locked in order to avoid overflow/underflow of the
internal FIFOs. The propagation delay between
TCLKA and DOUTx, listed in Table 21, shows that
the phase delay between TCLKA and the RCxP/N
outputs may vary more than a bit time based on
process variation.
The recommended clocking configuration for exter-
nal clocking mode (REFCLK input clocking) is shown
in Figure 8. TCLKA is sourced from TCLKO, which is
frequency locked to the Reference clock input.
REFCLK
TCLKO
SerDes
TCLKA
REF
OSCILLATOR
Controller/MAC
ASIC/FPGA
PLL
Parallel Data
RCxP/N
2
Recovered
Clock
Figure 8. External Receiver Clocking
相關(guān)PDF資料
PDF描述
S22MD2 Photothyristor Coupler
S22MD3 MICA RoHS Compliant: No
S22MD1V Silver Mica Capacitor; Capacitance:2400pF; Capacitance Tolerance:+/- 5%; Series:CM06; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:8.7mm; Leaded Process Compatible:No RoHS Compliant: No
S2370 HIGH SPEED, HIGH CURRENT SWITCHING APPLICATIONS.
S24A 500 Watt Peak Power MiniMOSORB Zener Transient Voltage Suppressor(24V峰值反向電壓,500W峰值功率,MiniMOSORB齊納瞬變電壓抑制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2204TB 制造商:AppliedMicro 功能描述:QUAD GIGABIT ETHERNET DEVICE
S2204TRC 制造商:AppliedMicro 功能描述: 制造商:AMC 功能描述:
S-220-611 制造商:Schroff/Pentair Electronic Packaging 功能描述: 制造商:Pentair Technical Products / Hoffman 功能描述:EMC KIT 6U INJECTOR/EJECTOR 制造商:PENTAIR TECNICAL PRODCUTS 功能描述:EMC KIT 6U INJECTOR/EJECTOR
S2207 功能描述:塑料硬件 WASHER FOR 3501FP RoHS:否 制造商:3M Electronic Specialty 類型:Cylindrical Bumpers
S-2207 功能描述:WASHER FLAT INSUL FOR SC1133-ND RoHS:否 類別:硬件,緊固件,配件 >> 墊圈 系列:- 標準包裝:100 系列:- 類型:扁平 螺紋/螺釘/孔尺寸:#10 螺釘尺寸 直徑 - 內(nèi)部:0.196"(4.98mm) 直徑 - 外部:0.500"(12.70mm)1/2" 厚度:0.047"(1.19mm) 鍍層:- 材質(zhì):尼龍 其它名稱:3177K