- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98069 > S1D13305F00A 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60 PDF資料下載
參數(shù)資料
| 型號： | S1D13305F00A |
| 元件分類： | 顯示控制器 |
| 英文描述： | 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60 |
| 封裝： | QFP5-60 |
| 文件頁數(shù)： | 47/94頁 |
| 文件大小： | 541K |
| 代理商： | S1D13305F00A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
S1D13305 Series
EPSON
45
Technical Manual
9.2.3. Display scan timing
Figure 32 shows the basic timing of the S1D13305 series.
One display memory read cycle takes nine periods of the
system clock,
φ0 (fOSC ). This cycle repeats (C/R + 1)
times per display line.
When reading, the display memory pauses at the end of
each line for (TC/R - C/R) display memory read cycles,
though the LCD drive signals are still generated. TC/R
may be set to any value within the constraints imposed by
C/R,
fOSC , fFR , and the size of the LCD panel, and it may
be used to fine tune the frame frequency. The micropro-
cessor may also use this pause to access the display
memory data.
Figure 32. Display memory basic read cycle
T0
T1
T2
Display read cycle interval
Graphics read interval
Character read interval
Character generator
read interval
φ0
VCE
VA
Figure 33. Relationship between TC/R and C/R
Frame
period
Display period
Divider frequency
period
TC/R
C/R
O
O
R
Line 1
2
3
(L/F)
LP
Note: The divider adjustment interval (R) applies to both the upper and lower screens even if W/S = 1. In this case, LP is active
only at the end of the lower screen’s display interval.
DISPLAY CONTROL FUNCTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1D13600F00A | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP64 |
| S1D13700F02A100 | 320 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP64 |
| S1D13706F00A | 320 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP100 |
| S1D13806F00A | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP144 |
| S1D13A05B00B | 320 X 320 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PBGA121 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1D13305F00A100 | 制造商:SEIKO 功能描述: |
| S1D13305F00A200 | 制造商:Epson Electronics America Inc 功能描述:Access Mls Drive Method Lcd Chp Set |
| S1D13305F00B | 制造商:EPSON 制造商全稱:EPSON 功能描述:LCD Controller ICs |
| S1D13305F00B100 | 制造商:Epson Electronics America Inc 功能描述:LCD DRVR 3V/3.3V/5V 80-Pin TQFP |
| S1D13501F00A100 | 制造商:Epson Electronics America Inc 功能描述:LCD DRVR 3V/3.3V/5V 80-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。