- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374612 > S-4561A (Seiko Instruments Inc.) LCD Controller-Driver With Built-in Serial and Parallel interfaces(內(nèi)置串行和并行接口的LCD控制器-驅(qū)動器) PDF資料下載
參數(shù)資料
| 型號： | S-4561A |
| 廠商： | Seiko Instruments Inc. |
| 英文描述： | LCD Controller-Driver With Built-in Serial and Parallel interfaces(內(nèi)置串行和并行接口的LCD控制器-驅(qū)動器) |
| 中文描述： | LCD控制器，內(nèi)置的串行和并行接口（內(nèi)置串行和并行接口的液晶顯示控制器-驅(qū)動器驅(qū)動程序） |
| 文件頁數(shù)： | 22/49頁 |
| 文件大?。?/td> | 461K |
| 代理商： | S-4561A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
LCD Controller-Driver
S-4561A
Seiko Instruments Inc.
21
1.7 CGRAM ADDRESS SETTING
Sets binary
“
A5A4A3A2A1A0
”
to the CGRAM Address Counter.
After executing this command, data is written from the CPU and read in the CGRAM.
1.8 DDRAM ADDRESS SETTING
Sets binary
“
A4A3A2A1A0
”
to the DDRAM Address Counter.
After executing this command, data is written from the CPU and read in the DDRAM.
1.9 BUSY FLAG/ADDRESS READ
Reads the BUSY flag and the content of
“
A5A4A3A2A1A0
”
of the Address Counter. Outputs BUSY flag BF
”
1
”
to DB7 during
execution of a command. Execution of any command excluding the DISPLAY CLEAR is completed within the command
cycle time. Therefore, confirmation of the BUSY flag is not needed.
The Read Address Counter reads the contents of the RAM address counter accessed just before executing this command
among DDRAM, CGRAM, ICONRAM, and ICON BLINK RAM.
1.10
DATA WRITE
Writes binary data
“
D7D6D5D4D3D2D1D0
”
in CGRAM, DDRAM, ICONRAM, and ICON BLINK RAM. Prior to data write,
execute the desired RAM ADDRESS SETTING command to select an appropriate RAM. Addresses after write are
incremented or decremented depending upon the ID value in the entry mode.
Table 24 Length of Data of Each Memory
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DDRAM
CGRAM
ICONRAM
ICON BLINK RAM
D
7
D
6
D
5
D
4
D
4
D
4
D
4
D
3
D
3
D
3
D
3
D
2
D
2
D
2
D
2
D
1
D
1
D
1
D
1
D
0
D
0
D
0
D
0
*
*
*
*
*
*
*
*
*
1.11
DATA READ
Reads binary
“
D7D6D5D4D3D2D1D0
”
from CGRAM, DDRAM, ICONRAM, ICON BLINK RAM. Prior to data write, execute
the desired RAM ADDRESS SETTING command to select an appropriate RAM. Addresses after write are incremented or
decremented depending upon the ID value in the entry mode.
RS
0
R/WX
0
DB7
0
DB6
1
DB5
A
5
DB4
A
4
DB3
A
3
DB2
A
2
DB1
A
1
DB0
A
0
Normal
RS
0
R/WX
0
DB7
1
DB6
-
DB5
-
DB4
A
4
DB3
A
3
DB2
A
2
DB1
A
1
DB0
A
0
Normal
- : Don't care
RS
0
R/WX
1
DB7
BF
DB6
0
DB5
A
5
DB4
A
4
DB3
A
3
DB2
A
2
DB1
A
1
DB0
A
0
Normal
RS
1
R/WX
0
DB7
D
7
DB6
D
6
DB5
D
5
DB4
D
4
DB3
D
3
DB2
D
2
DB1
D
1
DB0
D
0
Normal
RS
1
R/WX
1
DB7
D
7
DB6
D
6
DB5
D
5
DB4
D
4
DB3
D
3
DB2
D
2
DB1
D
1
DB0
D
0
Normal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-4562A | LCD CONTROLLER DRIVER |
| S-4601A | 64-bit THERMAL HEAD DRIVER |
| S-4602A | CMOS Thermal Print Head Driver Containing a 64-Bit Shift Register and a Latch(內(nèi)置一個64位移位寄存器和一個鎖存器的CMOS 熱敏打印頭驅(qū)動器) |
| S-4610A | 64-bit THERMAL HEAD DRIVER |
| S-4611A | 64-bit THERMAL HEAD DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-4562A | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:LCD CONTROLLER DRIVER |
| S4565-8 | 制造商:DANAHER - INDUSTRIAL/SPECIALTY 功能描述:ENDBELL ADAPTER |
| S-4568 | 制造商:WAVETEK 功能描述:S-4568 |
| S4-56R-E | 功能描述:端子 Tubular Ring term non-insulated 4 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| S4-56R-T | 功能描述:端子 #4 5/16" RING TERM RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。