
RC5057
PRODUCT SPECIFICATION
4
Electrical Specifications
1, unless otherwise noted.)
(V
CCA
= 5V, V
CCP
= 12V, V
OUT
= 2.0V, and T
A
= +25°C using circuit in Figure
The denotes specifications which apply over the full operating temperature range.
Notes:
1. Steady State Voltage Regulation includes Initial Voltage Setpoint, Droop, Output Ripple and Output Temperature Drift and is
measured at the converter’s VFB sense point.
2. As measured at the converter’s VFB sense point. For motherboard applications, the PCB layout should exhibit no more than
0.5m
trace resistance between the converter’s output capacitors and the CPU. Remote sensing should be used for optimal
performance.
3. Using the VFB pin for remote sensing of the converter’s output at the load, the converter will be in compliance with Intel’s
VRM 8.4 specification of +50, -80mV. If Intel specifications on maximum plane resistance from the converter’s output capac-
itors to the CPU are met, the specification of +40, -70mV at the capacitors will also be met.
4. Includes gate current.
Parameter
Conditions
Min.
1.3
Typ.
Max.
3.5
Units
V
A
V
V
V
mV
mV
mV
mV
mVpk
V
Output Voltage
Output Current
Initial Voltage Setpoint
See Table 1
18
I
V
V
T
A
= 0 to 70°C, V
V
V
CCA
= 4.75V to 5.25V, V
V
OUT
at I
LOAD
20MHz BW, I
V
OUT
= 2.000V
V
OUT
= 1.550V
I
LOAD
= 0.8A to I
V
LOAD
= 0.8A, V
OUT
OUT
OUT
= 2.400V
= 2.000V
= 1.550V
= 2.000V
OUT
= 1.550V
2.394
2.000
1.550
2.424
2.020
1.565
+8
+6
±2
-40
11
2.454
2.040
1.580
Output Temperature Drift
OUT
Line Regulation
Internal Droop
Output Ripple
Total Output Variation,
Steady State
Total Output Variation,
Transient
Short Circuit Detect Current
Efficiency
Output Driver Rise & Fall Time
Output Driver Deadtime
Oscillator Frequency
Duty Cycle
PWRGD Threshold
OUT
= 2.000V
3
= 0.8A to I
= I
max
-44
-36
LOAD
max
1
3
1.940
1.480
1.900
1.480
45
2.070
1.590
2.100
1.590
60
2
max
,V
OUT
OUT
= 2.000V
= 1.550V
3
V
μA
%
nsec
nsec
kHz
%
%V
I
See Figure 4 for t
See Figure 7 for t
LOAD
= I
max
, V
OUT
= 2.0V
and t
85
50
50
300
R
F
DT
255
0
93
88
3.74
7.65
345
100
107
112
4.26
9.35
Logic HIGH
Logic LOW
out
V
V
V
V
Soft Start Current
CCA
UVLO
UVLO
Supply Current
Supply Current
4
V
V
CCP
8.5
19
40
10
CCA
mA
mA
μA
CCP
4
5
17