- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11960 > R5F562N8BDFP#V0 (Renesas Electronics America)MCU 32BIT FLASH 512K ROM 100LQFP PDF資料下載
參數(shù)資料
| 型號： | R5F562N8BDFP#V0 |
| 廠商： | Renesas Electronics America |
| 文件頁數(shù)： | 129/148頁 |
| 文件大小： | 0K |
| 描述： | MCU 32BIT FLASH 512K ROM 100LQFP |
| 產(chǎn)品培訓(xùn)模塊： | RX USB Peripheral CAN Peripheral and API RX 12-Bit ADC RX Bus State Controller RX Low Voltage Detection and Reset Sources RX Watchdog Timer RX 10-Bit ADC RX 10-Bit DAC RX Core RX Compare Match Timer RX DMAC |
| 特色產(chǎn)品： | RX600 Series Microcontrollers |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | RX600 |
| 核心處理器： | RX |
| 芯體尺寸： | 32-位 |
| 速度： | 100MHz |
| 連通性： | CAN，EBI/EMI，以太網(wǎng)，I²C，SCI，SPI，USB |
| 外圍設(shè)備： | DMA，LVD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 72 |
| 程序存儲器容量： | 512KB（512K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 96K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10/12b，D/A 1x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁當(dāng)前第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
2004 Microchip Technology Inc.
DS39609B-page 79
PIC18F6520/8520/6620/8620/6720/8720
7.0
DATA EEPROM MEMORY
The data EEPROM is readable and writable during
normal operation over the entire VDD range. The data
memory is not directly mapped in the register file
space. Instead, it is indirectly addressed through the
Special Function Registers (SFR).
There are five SFRs used to read and write the
program and data EEPROM memory. These registers
are:
EECON1
EECON2
EEDATA
EEADRH
EEADR
The EEPROM data memory allows byte read and write.
When interfacing to the data memory block, EEDATA
holds the 8-bit data for read/write. EEADR and
EEADRH hold the address of the EEPROM location
being accessed. These devices have 1024 bytes of
data EEPROM with an address range from 00h to
3FFh.
The EEPROM data memory is rated for high erase/
write cycles. A byte write automatically erases the loca-
tion and writes the new data (erase-before-write). The
write time is controlled by an on-chip timer. The write
time will vary with voltage and temperature, as well as
from chip to chip. Please refer to parameter D122 (see
limits.
7.1
EEADR and EEADRH
The address register pair can address up to a maxi-
mum of 1024 bytes of data EEPROM. The two Most
Significant bits of the address are stored in EEADRH,
while the remaining eight Least Significant bits are
stored in EEADR. The six Most Significant bits of
EEADRH are unused and are read as ‘0’.
7.2
EECON1 and EECON2 Registers
EECON1 is the control register for EEPROM memory
accesses.
EECON2 is not a physical register. Reading EECON2
will read all ‘0’s. The EECON2 register is used
exclusively in the EEPROM write sequence.
Control bits, RD and WR, initiate read and write opera-
tions, respectively. These bits cannot be cleared, only
set, in software. They are cleared in hardware at the
completion of the read or write operation. The inability
to clear the WR bit in software prevents the accidental
or premature termination of a write operation.
The WREN bit, when set, will allow a write operation.
On power-up, the WREN bit is clear. The WRERR bit is
set when a write operation is interrupted by a MCLR
Reset or a WDT Time-out Reset during normal opera-
tion. In these situations, the user can check the
WRERR bit and rewrite the location. It is necessary to
reload the data and address registers (EEDATA and
EEADR) due to the Reset condition forcing the
contents of the registers to zero.
Note:
Interrupt flag bit, EEIF in the PIR2 register,
is set when write is complete. It must be
cleared in software.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B7Y-IY-F3 | CONVERTER MOD DC/DC 3.3V 33W |
| EFM32LG980F256 | IC MCU 32BIT 256KB FLASH 100QFP |
| VE-B7Y-IY-F2 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-B7Y-IY-F1 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-B6Z-IY-F3 | CONVERTER MOD DC/DC 2V 20W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F562N8BDLE | 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62N 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA 制造商:Renesas Electronics Corporation 功能描述:MCU, 32BIT, RX62N, 145LGA; Controller Family/Series:RX600; Core Size:32bit; No. of I/O's:103; Supply Voltage Min:2.7V; Supply Voltage Max:3.6V; Digital IC Case Style:LGA; No. of Pins:145; Program Memory Size:512KB; RAM Memory ;RoHS Compliant: Yes |
| R5F562N8BDLE#U0 | 功能描述:MCU 32BIT FLASH 512K ROM 145-LGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:RX600 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB（2K x 14） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
| R5F562T6ADFF | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:100-MHz 32-bit RX MCUs, FPU, 165 DMIPS, 12-bit ADC |
| R5F562T6ADFF#V1 | 制造商:Renesas Electronics Corporation 功能描述:RX62T 64KB/8K CAN LQFP80 4.0 TO 5.5V - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 64KB FLASH 80LQFP 制造商:Renesas Electronics Corporation 功能描述:MCU 32BIT RX62T 80LQFP |
| R5F562T6ADFK#V1 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 64KB FLASH |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。