- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384875 > R2043T (Ricoh Co., Ltd.) 4-wire Serial Interface PDF資料下載
參數(shù)資料
| 型號： | R2043T |
| 廠商： | Ricoh Co., Ltd. |
| 英文描述： | 4-wire Serial Interface |
| 中文描述： | 4線串行接口 |
| 文件頁數(shù)： | 21/48頁 |
| 文件大?。?/td> | 458K |
| 代理商： | R2043T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
R2043K/T
Q
Interfacing with the CPU
O
DATA TRANSFER FORMATS
(1) Timing Between CE Pin Transition and Data Input / Output
The R2043K/T adopts a 4-wire serial interface by which they use the CE (Chip Enable), SCLK (Serial Clock), SI
(Serial Input), and SO (Serial Output) pins to receive and send data to and from the CPU. The 4-wire serial
interface provides two types of input/output timings with which the SO pin output and the SI pin input are
synchronized with the rising or falling edges of the SCLK pin input, respectively, and vice versa. The R2043K/T
is configured to select either one of two different input/output timings depending on the level of the SCLK pin in
the low to high transition of the CE pin. Namely, when the SCLK pin is held low in the low to high transition of
the CE pin, the models will select the timing with which the SO pin output is synchronized with the rising edge of
the SCLK pin input, and the SI pin input is synchronized with the falling edge of the SCLK pin input, as illustrated
in the timing chart below.
CE
t
CES
12345
Rev.2.05 - 21 -
SCLK
SO
t
DS
SI
t
DH
t
RD
Conversely, when the SCLK pin is held high in the low to high transition of the CE pin, the models will select the
timing with which the SO pin output is synchronized with the falling edge of the SCLK pin input, and the SI pin
input is synchronized with the rising edge of the SCLK pin input, as illustrated in the timing chart below.
CE
t
CES
SCLK
SO
t
DS
SI
t
DH
t
RD
(2) Data Transfer Formats
Data transfer is commenced in the low to high transition of the CE pin input and completed in its high to low
transition. Data transfer is conducted serially in multiple units of 1 byte (8 bits). The former 4 bits are used to
specify in the Address Pointer a head address with which data transfer is to be commenced from the host. The
latter 4 bits are used to select either reading data transfer or writing data transfer, and to set the Transfer Format
Register to specify an appropriate data transfer format. All data transfer formats are designed to transfer the
most significant bit (MSB) first.
CE
6
7
5
2
3
1
4
A2
SCLK
SO
A1
A0
C3
C2
C1
C0
D7
D6
D3
D2
D1
D0
A3
8
2
3
1
D7
D6
D3
D2
D1
D0
Reading data transfer
Setting
the Address Pointer
Writing data transfer
Setting the Transfer
Format Register
SI
Two types of data transfer formats are available for reading data transfer and writing data transfer each.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R2043T-E2 | 4-wire Serial Interface |
| R2043K | 4-wire Serial Interface |
| R2043K-E2 | 4-wire Serial Interface |
| R3111Q181B | LOW VOLTAGE DETECTOR |
| R3111Q191A | LOW VOLTAGE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R2043T-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface |
| R20440 | 制造商:Microsemi Corporation 功能描述:STD RECOVERY RECTFR 400V 12A 2PIN DO-4 - Bulk |
| R2045D | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface Real Time Clock Module |
| R2045S | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface Real Time Clock Module |
| R20460 | 制造商:Microsemi Corporation 功能描述:STD RECOVERY RECTFR 600V 12A 2PIN DO-4 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。