
R2043K/T
12345
Rev.2.05 - 15 -
(6) CTFG
Periodic Interrupt Flag Bit
Description
Periodic interrupt output = “H”
Periodic interrupt output = “L”
CTFG
0
1
The CTFG bit is set to 1 when the periodic interrupt signals are output from the /INTR pin (“L”). The CTFG
bit accepts only the writing of 0 in the level mode, which disables (“H”) the /INTR pin until it is enabled (“L”)
again in the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event.
(Default)
(7) WAFG,DAFG
WAFG,DAFG
0
1
The WAFG and DAFG bits are valid only when the WALE and DALE have the setting of 1, which is caused
approximately 61
μ
s after any match between current time and preset alarm time specified by the Alarm_W
registers and the Alarm_D registers. The WAFG (DAFG) bit accepts only the writing of 0. /INTR pin
outputs off (“H”) when this bit is set to 0. And /INTR pin outputs “L” again at the next preset alarm time.
Conversely, setting the WAFG and DAFG bits to 1 causes no event. The WAFG and DAFG bits will have
the reading of 0 when the alarm interrupt circuit is disabled with the WALE and DALE bits set to 0. The
settings of the WAFG and DAFG bits are synchronized with the output of the /INTR pin as shown in the
timing chart below.
Approx. 61
μ
s
Alarm_W Flag Bit and Alarm_D Flag Bit
Description
Indicating a mismatch between current time and preset alarm time
Indicating a match between current time and preset alarm time
(Default)
/INTR Pin
Writing of 0 to
WAFG(DAFG) bit
WAFG(DAFG) Bit
(Match between
current time and
preset alarm time)
Approx. 61
μ
s
Writing of 0 to
WAFG(DAFG) bit
(Match between
current time and
preset alarm time)
(Match between
current time and
preset alarm time)