參數(shù)資料
型號(hào): R2023T
廠商: Ricoh Co., Ltd.
英文描述: 2-wire Serial Interface Real Time Clock IC
中文描述: 2線串行接口實(shí)時(shí)時(shí)鐘芯片
文件頁數(shù): 40/50頁
文件大?。?/td> 512K
代理商: R2023T
R2023K/T
this circuit when set to 1 and to disable it when set to 0. When intended for reading, the flag bits can be used to
monitor alarm interrupt signals. When intended for writing, the flag bits will cause no event when set to 1 and will
drive high (disable) the alarm interrupt circuit when set to 0.
The enable bits will not be affected even when the flag bits are set to 0. In this event, therefore, the alarm
interrupt circuit will continue to function until it is driven low (enabled) upon the next occurrence of a match between
current time and preset alarm time.
The alarm function can be set by presetting desired alarm time in the alarm registers (the Alarm_W Registers for
the day-of-week digit settings and both the Alarm_W Registers and the Alarm_D Registers for the hour and minute
digit settings) with the WALE and DALE bits once set to 0 and then to 1 in the Control Register 1. Note that the
WALE and DALE bits should be once set to 0 in order to disable the alarm interrupt circuit upon the coincidental
occurrence of a match between current time and preset alarm time in the process of setting the alarm function.
between current time and preset alarm time
occurs
40
current time =
preset alarm time
WALE
1
(DALE)
Interval (1min.) during which a match
current time =
preset alarm time
WAFG
0
(DAFG)
INTRB
(INTRA)
WALE
1
(DALE)
WALE
1
(DALE)
current time =
preset alarm time
WALE
0
(DALE)
current time =
preset alarm time
INTRB
(INTRA)
After setting WALE(DALW) to 0, Alarm registers is set to current time, and WALE(DALE) is set to 1,
INTRB ( INTRA ) will be not driven to “L” immediately, INTRB ( INTRA ) will be driven to “L” at next alarm setting
time.
Periodic Interrupt
Setting of the periodic selection bits (CT2 to CT0) enables periodic interrupt to the CPU. There are two waveform
modes: pulse mode and level mode. In the pulse mode, the output has a waveform duty cycle of around 50%. In
the level mode, the output is cyclically driven low and, when the CTFG bit is set to 0, the output is return to High
(OFF).
Description
CT2
CT1
CT0
Wave form
mode
0
0
0
-
OFF(H)
0
0
1
-
Fixed at “L”
0
1
0
Pulse Mode *1)
2Hz(Duty50%)
0
1
1
Pulse Mode *1)
1Hz(Duty50%)
1
0
0
Level Mode *2)
Once per 1 second (Synchronized with
Second counter increment)
1
0
1
Level Mode *2)
Once per 1 minute (at 00 seconds of every
Minute)
1
1
0
Level Mode *2)
Once per hour (at 00 minutes and 00
Seconds of every hour)
1
1
1
Level Mode *2)
Once per month (at 00 hours, 00 minutes,
and 00 seconds of first day of every month)
Interrupt Cycle and Falling Timing
(Default)
相關(guān)PDF資料
PDF描述
R2023T-E2 2-wire Serial Interface Real Time Clock IC
R2025D High precision I2C-Bus Real-Time Clock Module
R2025S High precision I2C-Bus Real-Time Clock Module
R5326Z003B Automatic Mode Shift 2ch 150mA LDO
R5326Z004A Automatic Mode Shift 2ch 150mA LDO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R2023T-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2-wire Serial Interface Real Time Clock IC
R2-0257-02 制造商:Southco 功能描述:
R2-0259-02 制造商:Southco 功能描述:
R2025D 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:High precision I2C-Bus Real-Time Clock Module
R2025S 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:High precision I2C-Bus Real-Time Clock Module