- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL8025 (Electronic Theatre Controls, Inc.) LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM PDF資料下載
參數(shù)資料
| 型號： | QL8025 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| 中文描述： | 低功耗FPGA配合力性能密度和嵌入式內(nèi)存 |
| 文件頁數(shù)： | 37/49頁 |
| 文件大?。?/td> | 739K |
| 代理商： | QL8025 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Preliminary
6=
5#&#&
"
""
'"
GCLK
Global clock network driver
Low skew global clock. This pin provides access to a dedicated,
distributed network capable of driving the CLOCK, SET, RESET,
F1, and A2 inputs to the Logic Cell, READ, and WRITE CLOCKS,
Read and Write Enables of the Embedded RAM Blocks, CLOCK
of the ECUs, and Output Enables of the I/Os.
I/O(A)
Input/Output pin
The I/O pin is a bi-directional pin, configurable to either an input-
only, output-only, or bi-directional pin. The A inside the
parenthesis means that the I/O is located in Bank A. If an I/O is
not used, SpDE (Quick
Works
Tool) provides the option of tying
that pin to GND, V
CC,
or TriState during programming.
V
CC
Power supply pin
Connect to 1.8 V supply
V
CCIO
(A)
Input voltage tolerance pin
This pin provides the flexibility to interface the device with either a
3.3 V, 2.5 V, or 1.8 V device. The A inside the parenthesis means
that V
CCIO
is located in BANK A. Every I/O pin in Bank A will be
tolerant of V
CCIO
input signals and will output V
CCIO
level signals.
This pin must be connected to either 3.3 V, 2.5 V, or 1.8 V.
GND
Ground pin
Connect to ground
PLLIN
PLL clock input
Clock input for PLL
DEDCLK
Dedicated clock pin
Low skew global clock. This pin provides access to a dedicated,
distributed clock network capable of driving the CLOCK inputs of
all sequential elements of the device (e.g. RAM, Flip Flops).
GNDPLL
Ground pin for PLL
Connect to GND
INREF(A)
Differential reference voltage
The INREF is the reference voltage pin for GTL+, SSTL2, and
STTL3 standards. Follow the recommendations provided in
for the appropriate standard. The A inside the parenthesis
means that INREF is located in BANK A. This pin should be tied
to GND if not needed.
<
PLLOUT
PLL output pin
Dedicated PLL output pin; otherwise, may be left unconnected
IOCTRL(A) Highdrive input
This pin provides fast RESET, SET, CLOCK, and ENABLE access
to the I/O cell flip-flops, providing fast clock-to-out and fast I/O
response times. This pin can also double as a high-drive pin to the
internal logic cells. The A inside the parenthesis means that
IOCTRL is located in Bank A. There is an internal pulldown
resistor to Ground on this pin. This pin should be tied to Ground if
it is not used. For backwards compatibility with Eclipse, it can be
tied to Vcc or Ground. If tied to Vcc, it will draw no more than
20 μA per IOCTRL pin due to the pulldown resistor.
)-0*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8050 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8150 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8250 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8325 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL80FC-APB456C | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL8050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL80FC-APB456C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APB456I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APQ208C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APQ208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。