參數(shù)資料
型號(hào): QL8025
廠商: Electronic Theatre Controls, Inc.
英文描述: LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
中文描述: 低功耗FPGA配合力性能密度和嵌入式內(nèi)存
文件頁數(shù): 26/49頁
文件大?。?/td> 739K
代理商: QL8025
Preliminary
09
!"23,1,.5,
</%,&'&6&
+
7
#+""2<"
"
t
SWA
WA setup time to WCLK: time the WRITE ADDRESS must be stable before the
active edge of the WRITE CLOCK
0.675 ns
-
t
HWA
WA hold time to WCLK: time the WRITE ADDRESS must be stable after the active
edge of the WRITE CLOCK
0 ns
-
t
SWD
WD setup time to WCLK: time the WRITE DATA must be stable before the active
edge of the WRITE CLOCK
0.654 ns
-
t
HWD
WD hold time to WCLK: time the WRITE DATA must be stable after the active edge
of the WRITE CLOCK
0 ns
-
t
SWE
WE setup time to WCLK: time the WRITE ENABLE must be stable before the active
edge of the WRITE CLOCK
0.623 ns
-
t
HWE
WE hold time to WCLK: time the WRITE ENABLE must be stable after the active
edge of the WRITE CLOCK
0 ns
-
t
WCRD
WCLK to RD (WA = RA): time between the active WRITE CLOCK edge and the
time when the data is available at RD
-
4.38 ns
tSWA
tSWD
tSWE
tHWA
tHWD
tHWE
tWCRD
old data
new data
WCLK
WA
WD
WE
RD
相關(guān)PDF資料
PDF描述
QL8050 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8150 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8325 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL80FC-APB456C Telecomm/Datacomm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL8050 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL80FC-APB456C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
QL80FC-APB456I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
QL80FC-APQ208C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
QL80FC-APQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm