參數(shù)資料
型號(hào): PSD813F3V
英文描述: 60V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a UB Surface Mount package; Similar to IRHLUB7970Z4 with optional Total Dose Rating of 300kRads
中文描述: Flash在系統(tǒng)編程(ISP)外設(shè)的8位微控制器
文件頁數(shù): 12/103頁
文件大?。?/td> 1185K
代理商: PSD813F3V
PSD81XFX, PSD83XF2, PSD85XF2
12/103
JTAG Port
In-System Programming (ISP) can be performed
through the JTAG signals on Port C. This serial in-
terface allows complete programming of the entire
PSD8XXFX device. A blank device can be com-
pletely programmed. The JTAG signals (TMS,
TCK, TSTAT, TERR, TDI, TDO) can be multi-
plexed with other functions on Port C. Table 3 in-
dicates the JTAG pin assignments.
In-System Programming (ISP)
Using the JTAG signals on Port C, the entire
PSD8XXFX device can be programmed or erased
without the use of the MCU. The primary Flash
memory can also be programmed in-system by
the MCU executing the programming algorithms
out of the secondary memory, or SRAM. The sec-
ondary memory can be programmed the same
way by executing out of the primary Flash memo-
ry. The PLD or other PSD8XXFX Configuration
blocks can be programmed through the JTAG port
or a device programmer. Table 4 indicates which
programming methods can program different func-
tional blocks of the PSD8XXFX.
Power Management Unit (PMU)
The Power Management Unit (PMU) gives the
user control of the power consumption on selected
functional blocks based on system requirements.
The PMU includes an Automatic Power-down
(APD) Unit that turns off device functions during
MCU inactivity. The APD Unit has a Power-down
mode that helps reduce power consumption.
The PSD8XXFX also has some bits that are con-
figured at run-time by the MCU to reduce power
consumption of the CPLD. The Turbo bit in
PMMR0 can be reset to 0 and the CPLD latches its
outputs and goes to sleep until the next transition
on its inputs.
Additionally, bits in PMMR2 can be set by the
MCU to block signals from entering the CPLD to
reduce power consumption. Please see the sec-
tion entitled “POWER MANAGEMENT” on page
58 for more details.
Table 3. JTAG SIgnals on Port C
Table 4. Methods of Programming Different Functional Blocks of the PSD8XXFX
Port C Pins
JTAG Signal
PC0
TMS
PC1
TCK
PC3
TSTAT
PC4
TERR
PC5
TDI
PC6
TDO
Functional Block
JTAG Programming
Device Programmer
IAP
Primary Flash Memory
Yes
Yes
Yes
Secondary Flash Memory
Yes
Yes
Yes
PLD Array (DPLD and CPLD)
Yes
Yes
No
PSD8XXFX Configuration
Yes
Yes
No
相關(guān)PDF資料
PDF描述
PSD813F4V -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; A IRHNA597260 with Standard Packaging
PSD813F5V -60V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA9064 with optional Total Dose Rating of 300kRads
PSD86 THREE PHASE RECTIFIER BRIDGE
PSF101 WORLD MAGNETICS ULTRA SENSITIVEPRESSURESWITCHES
PSG61 4 KEY BI-BI CALL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F3V-12 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F3V-12J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3V-12JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3V-12JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3V-12JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs