參數(shù)資料
型號: PSD4135G2
英文描述: Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統(tǒng)可編程外圍芯片)
中文描述: Flash在系統(tǒng)可編程外設的16位微控制器(用于16位微控制器的閃速在系統(tǒng)可編程外圍芯片)
文件頁數(shù): 60/96頁
文件大?。?/td> 515K
代理商: PSD4135G2
PSD4000 Series
Beta Information
56
The
PSD4000
Functional
Blocks
(cont.)
Access
5V V
CC
,
Typical
Standby
Current
50 μA
(Note 2)
PLD
Memory
Access
Time
Recovery Time
to Normal
Access
Propagation
Delay
Normal tpd
(Note 1)
Mode
Power Down
No Access
tLVDV
Table 25. PSD4000 Timing and Standby Current During Power
Down Mode
NOTES:
1. Power Down does not affect the operation of the PLD. The PLD operation in this
mode is based only on the Turbo Bit.
2. Typical current consumption assuming no PLD inputs are changing state and
the PLD Turbo bit is off.
Port Function
MCU I/O
PLD Out
Address Out
Data Port
Peripheral I/O
Pin Level
No Change
No Change
Undefined
Three-State
Three-State
Table 24. Power Down Mode’s Effect on
Ports
9.5.1 Automatic Power Down (APD) Unit and Power Down Mode (cont.)
Power Down Mode
By default, if you enable the PSD APD unit, Power Down Mode is automatically enabled.
The device will enter Power Down Mode if the address strobe (ALE/AS) remains inactive
for fifteen CLKIN (pin PD1) clock periods.
The following should be kept in mind when the PSD is in Power Down Mode:
If the address strobe starts pulsing again, the PSD will return to normal operation.
The PSD will also return to normal operation if either the CSI input returns low or the
Reset input returns high.
The MCU address/data bus is blocked from all memories and PLDs.
Various signals can be blocked (prior to Power Down Mode) from entering the PLDs
by setting the appropriate bits in the PMMR registers. The blocked signals include
MCU control signals and the common clock (CLKIN). Note that blocking CLKIN from
the PLDs will not block CLKIN from the APD unit.
All PSD memories enter Standby Mode and are drawing standby current. However,
the PLDs and I/O ports do
not
go into Standby Mode because you don
t want to
have to wait for the logic and I/O to
wake-up
before their outputs can change. See
Table 24 for Power Down Mode effects on PSD ports.
Typical standby current is 50 μA for 5 V parts. This standby current value assumes
that there are no transitions on any PLD input.
相關(guān)PDF資料
PDF描述
PSD4135G2 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a Low Ohmic TO-257AA package. Also available with 300kRad Total Dose Rating.; A IRHYS67130CM with Standard Packaging
PSD4135G2V 130V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; IRHMS57163SE JANS Certified Part Number
PSD4135F1-70B81 LCD Display Panel; No. of Digits/Alpha:64; Display Technology:LCD; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
PSD4135G1-70B81 LCD Character display; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
PSD4135F2-70B81 LCD Character display; No. of Digits/Alpha:48; Display Technology:LCD; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD4135G2-12B81 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135G2-12B81I 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135G2-12J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135G2-12JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135G2-12M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs