- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16209 > POE-VOICE-RD (Silicon Laboratories Inc)KIT REF DESIGN PWR OVER ETHERNET PDF資料下載
參數(shù)資料
| 型號： | POE-VOICE-RD |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 80/108頁 |
| 文件大小： | 0K |
| 描述： | KIT REF DESIGN PWR OVER ETHERNET |
| 標準包裝： | 1 |
| 主要目的： | 參考設(shè)計，以太網(wǎng)供電（POE），語音傳輸 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | C8051F340，CP2201，Si3400 |
| 主要屬性： | 嵌入式以太網(wǎng)，以太網(wǎng)供電，8 kHz 語音采樣系統(tǒng) |
| 次要屬性： | 圖形用戶界面 |
| 已供物品： | 板，線纜，電源，軟件 |
| 產(chǎn)品目錄頁面： | 626 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | 336-1385-ND - IC POWER OVER ETHERNET 20QFN 336-1322-ND - IC POWER OVER ETHERNET 20QFN 336-1313-ND - IC ETH CTRLR SNGL-CHIP 28QFN 336-1298-ND - IC 8051 MCU FLASH 64K 48TQFP |
| 其它名稱： | 336-1326 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁當前第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
CP2200/1
Rev. 1.0
73
13. Flash Memory
The CP2200/1 has 8 kB of on-chip non-volatile Flash memory fully accessible by the host processor. The last six
bytes of this memory space (addresses 0x1FFA to 0x1FFF) are factory preprogrammed and contain a unique 48-
bit MAC Address (Individual Address) registered with the IEEE Registration Authority. The most significant byte of
the MAC address is at 0x1FFA, and the least significant byte is at 0x1FFF. The last page of Flash containing the
MAC address is erasable, and the user should exercise caution to prevent erasing the MAC Address.
13.1. Programming the Flash Memory
The Flash memory can be programmed one byte at a time through the parallel host interface. Once cleared to a
logic 0, a Flash bit must be erased to set it back to logic 1. A Flash bit may always be changed from logic 1 to
logic 0, as long as Flash bytes are only written once between erase cycles. Flash erase operations erase an entire
512 byte sector at a time. Flash write and erase operations are automatically timed by hardware and do not affect
the parallel host interface. After initiating a Flash write or erase operation, the host CPU can continue to access the
CP2200/1 through the parallel host interface while the Flash operation is taking place. The host is notified with an
interrupt request when the Flash write or erase operation is complete. Refer to Table 18 for complete Flash
memory electrical characteristics including typical write and erase cycle times.
The Flash memory can be written and erased using the FLASHADDRH:FLASHADDRL, FLASHDATA, and
FLASHERASE registers. Once a Flash operation is initiated, the status can be monitored using the FLASHSTA
register, or the host can wait for notification by the interrupt signal.
13.1.1. Flash Lock and Key Protection
The Flash memory is protected from errant write and erase operations by a lock and key function. Flash reads are
unrestricted. The Flash Lock and Key Register (FLASHKEY) must be written with the correct key codes, in
sequence, before each Flash write or erase operation. If a Flash write or erase operation is attempted without first
writing the correct key codes to the FLASHKEY register, Flash cannot be written or erased until the next reset.
After programming Flash, the CP2200/1 should be reset in order to protect the device from errant Flash operations.
The key codes for unlocking the CP2200/1 are 0xA5 and 0xF1. These codes must be written in sequence to the
FLASHKEY register prior to each Flash write or erase operation. Note: To ensure the integrity of Flash
contents, the on-chip VDD Monitor should not be disabled while the Flash memory is unlocked.
13.1.2. Flash Erase Procedure
Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.
Step 2: Set FLASHADDRH:FLASHADDRL to any address within the 512-byte page to be erased.
Step 3: Write the value 0x01 to FLASHERASE.
Step 4: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase
Completed interrupt can also be use to determine when the operation completes.
13.1.3. Flash Write Procedure
Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.
Step 2: If the byte to be written is not 0xFF, then erase the page containing the byte.
Step 3: Set FLASHADDRH:FLASHADDRL to the address of the byte to be written.
Step 4: Write the value to be written to the FLASHDATA register.
Step 5: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase
Completed interrupt can also be used to determine when the operation is complete.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CW252016-R10G | INDUCTOR 100NH 1008 SMD |
| GBA31DCBI | CONN EDGECARD 62POS R/A .125 SLD |
| EBC18DRTH-S93 | CONN EDGECARD 36POS DIP .100 SLD |
| ABM10DSUH | CONN EDGECARD 20POS .156 DIP SLD |
| UPZ2D331MHD6 | CAP ALUM 330UF 200V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| POF 1200AE | 制造商:Bosch Sensortec 功能描述:ROUTER 1200W |
| POF 1400ACE | 制造商:Bosch Sensortec 功能描述:ROUTER, 1400W |
| POF-12664 | 功能描述:PUSH-ON FEET BLK .62 X .20" RoHS:是 類別:硬件，緊固件，配件 >> 緩沖器，支腳，焊盤，握把 系列:POF MSDS 材料安全數(shù)據(jù)表:MB1102,1200, SJ5300,5400,5600,5900,6000 MSDS 產(chǎn)品目錄繪圖:Resilient Rollstock 標準包裝:1 系列:SJ-5900 形狀:矩形，扁平 - 可定制 顏色:黑 尺寸:卷 - 1' L x 9.000" W x 0.250" H（304.80mm x 228.60mm x 6.35mm）1/4" H 尺寸 - 可視:卷 - 1' L x 9.000" W x 0.250" H（304.80mm x 228.60mm x 6.35mm）1/4" H 材質(zhì):聚氨脂泡沫 安裝類型:膠合劑 - 丙烯酸 其它名稱:SJ5904-1FT |
| POF-12664-10PK | 制造商:Richco 功能描述:Push On Feet; PVC (Flexible); Black; 15.7 mm; 8.6 mm; 1.3 mm; 7 mm |
| POF-40022 | 功能描述:PUSH-ON FEET BLK .31 X .06" RoHS:是 類別:硬件，緊固件，配件 >> 緩沖器，支腳，焊盤，握把 系列:POF MSDS 材料安全數(shù)據(jù)表:MB1102,1200, SJ5300,5400,5600,5900,6000 MSDS 產(chǎn)品目錄繪圖:Resilient Rollstock 標準包裝:1 系列:SJ-5900 形狀:矩形，扁平 - 可定制 顏色:黑 尺寸:卷 - 1' L x 9.000" W x 0.250" H（304.80mm x 228.60mm x 6.35mm）1/4" H 尺寸 - 可視:卷 - 1' L x 9.000" W x 0.250" H（304.80mm x 228.60mm x 6.35mm）1/4" H 材質(zhì):聚氨脂泡沫 安裝類型:膠合劑 - 丙烯酸 其它名稱:SJ5904-1FT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。