- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10905 > PIC14000T-20/SS (Microchip Technology)IC MCU OTP 4KX14 A/D 28SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC14000T-20/SS |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 102/153頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU OTP 4KX14 A/D 28SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,100 |
| 系列： | PIC® 14 |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | I²C |
| 外圍設(shè)備： | POR，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 20 |
| 程序存儲(chǔ)器容量： | 7KB（4K x 14） |
| 程序存儲(chǔ)器類型： | OTP |
| RAM 容量： | 192 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | 斜率 A/D |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)當(dāng)前第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
PIC14000
DS40122B-page 52
Preliminary
1996 Microchip Technology Inc.
7.5.2
MASTER MODE
Master mode operation is supported by interrupt
generation on the detection of the START and STOP.
The STOP(P) and START(S) bits are cleared from a
reset or when the I2C module is disabled. Control of the
I2C bus may be taken when the P bit is set, or the bus
is idle and both the S and P bits are cleared.
In master mode, the SCL and SDA lines are
manipulated
by
changing
the
corresponding
TRISC<7:6> or TRISD<1:0> bits to an output (cleared).
The output level is always low, regardless of the
value(s) in PORTC<7:6> or PORTD<1:0>. So when
transmitting data, a “1” data bit must have the
TRISC<7> or TRISD<1> bit set (input) and a “0” data
bit must have the TRISC<7> or TRISD<1> bit cleared
(output). The same scenario is true for the SCL line
with the TRISC<6> or TRISD<0> bit.
The following events will cause the I2C interrupt Flag
(I2CIF) to be set (I2C interrupt if enabled):
START
STOP
Data transfer byte transmitted/received
Master mode of operation can be done with either the
slave mode idle (I2CM3...I2CM0 = 1011b) or with the
slave active. When both master and slave modes are
enabled, the software needs to differentiate the
source(s) of the interrupt.
7.5.3
MULTI-MASTER MODE
In multi-master mode, the interrupt generation on the
detection of the START and STOP allows the
determination of when the bus is free. The STOP (P)
and START (S) bits are cleared from a reset or when
the I2C module is disabled. Control of the I2C bus may
be taken when the P bit is set, or the bus is idle and
both the S and P bits are cleared. When the bus is
busy, enabling the I2C interrupt will generate the
interrupt when the STOP occurs.
In multi-master operation, the SDA line must be
monitored to see if the signal level is the expected
output level. This check only needs to be done when a
high level is output. If a high level is expected and low
level is present, the device needs to release the SDA
and SCL lines (set TRISC<7:6>). There are two stages
where this arbitration can be lost, these are:
Address Transfer
Data Transfer
When the slave logic is enabled, the slave continues to
receive. If arbitration was lost during the address
transfer stage, the device may being addressed. If
addressed an ACK pulse will be generated. If
arbitration was lost during the data transfer stage, the
device will need to re-transfer the data at a later time.
TABLE 7-3:
REGISTERS ASSOCIATED WITH I2C OPERATION
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0B/8Bh
INTCON
GIE
PEIE
T0IE
r
T0IF
r
0Ch
PIR1
CMIF
—
PBIF
I2CIF
RCIF
ADCIF
OVFIF
8Ch
PIE1
CMIE
—
PBIE
I2CIE
RCIE
ADCIE
OVFIE
13h
I2CBUF
I2C Serial Port Receive Buffer/Transmit Register
93h
I2CADD
I2C mode Synchronous Serial Port (I2C mode) Address Register
14h
I2CCON
WCOL
I2CON
I2CEN
CKP
I2CM3
I2CM2
I2CM1
I2CM0
94h
I2CSTAT
—
D/A
P
S
R/W
UA
BF
9Eh
MISC
SMHOG
SPGNDB
SPGNDA
I2CSEL
SMBUS
INCLKEN
OSC2
OSC1
87h
TRISC
TRISC7
TRISC6
TRISC5
TRISC4
TRISC3
TRISC2
TRISC1
TRISC0
88h
TRISD
TRISD7
TRISD6
TRISD5
TRISD4
TRISD3
TRISD2
TRISD1
TRISD0
Legend:
— = Unimplemented location, read as ‘0’
r = reserved locations, default is POR value and should not be overwritten with any value
Note: Shaded boxes are not used by the I2C module.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT5600SMI-X-L-34.R2 | MODEM V.34 SERIAL DATA/FAX 3.3V |
| VE-22V-IY-S | CONVERTER MOD DC/DC 5.8V 50W |
| VE-22T-IY-S | CONVERTER MOD DC/DC 6.5V 50W |
| PIC14000T-20/SO | IC MCU OTP 4KX14 A/D 28SOIC |
| MT100SEM-L.R1-SP | DEVICE SERVER EMBEDDED 3.3V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC-1503 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Photo IC(photodiode with signal processing) |
| PIC152N-A | 制造商:SELEC CONTROLS 功能描述:PROCESS INDICATOR,2 ALARMS,1/8DIN,4DIGIT,RELAY OUTPUT |
| PIC152N-B-2 | 制造商:SELEC CONTROLS 功能描述:PROCESS INDICATOR,2 ALARMS,RETRANSMISSION OUTPUT |
| PIC163F73-I/SP | 制造商:Microchip Technology Inc 功能描述:8BIT RISC - Bulk |
| PIC1655A-278 | 制造商:GI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。