參數(shù)資料
型號: PIC12F635-I/SN
廠商: Microchip Technology
文件頁數(shù): 31/74頁
文件大?。?/td> 0K
描述: IC MCU FLASH 1KX14 8SOIC
產品培訓模塊: Asynchronous Stimulus
8-bit PIC® Microcontroller Portfolio
標準包裝: 100
系列: PIC® 12F
核心處理器: PIC
芯體尺寸: 8-位
速度: 20MHz
外圍設備: 欠壓檢測/復位,POR,WDT
輸入/輸出數(shù): 5
程序存儲器容量: 1.75KB(1K x 14)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 128 x 8
RAM 容量: 64 x 8
電壓 - 電源 (Vcc/Vdd): 2 V ~ 5.5 V
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
包裝: 管件
產品目錄頁面: 637 (CN2011-ZH PDF)
配用: AC162057-ND - MPLAB ICD 2 HEADER 14DIP
Micrel, Inc.
KSZ8841-PMQL
October 2007
37
M9999-100407-1.5
Bit
Default
Read/
Write
Description
pressure flow control is enabled. When this bit is cleared, no transmit flow
control is enabled.
8 - 3
0x0
RO
Reserved
2
0
RW
MTEP MAC DMA Transmit Enable Padding
When set, the KSZ8841-PMQL automatically adds a padding field to a
packet shorter than 64 bytes.
Note: Setting this bit automatically enables Add CRC feature.
1
0
RW
MTAC MAC DMA Transmit Add CRC
When set, the KSZ8841-PMQL appends the CRC to the end of the
transmission frame.
0
RW
MTE MAC DMA TX Enable
When the bit is set, the MDMA TX block is enabled and placed in a running
state. When reset, the transmission process is placed in the stopped state
after completing the transmission of the current frame. The stop
transmission command is effective only when the transmission process is in
the running state.
MAC DMA Receive Control Register (MDRXC Offset 0x0004)
The MAC DMA receive control register establishes the receive operating modes and commands for the port. This
register should be one of the last CSRs to be written as part of the receive initialization.
The following table shows the register bit fields.
Bit
Default
Read/
Write
Description
31 - 30
00
RO
Reserved
29 - 24
0x00
RW
MRBS DMA Receive Burst Size
This field indicates the maximum number of words to be transferred in one
DMA transaction. If reset, the MAC DMA burst size is limited only by the
amount of data stored in the receive buffer before issuing a bus request.
The MRBS can be programmed with permissible values 0,1, 2, 4, 8, 16, or
32.
After reset, the MRBS default is 0, i.e. unlimited.
23 - 20
0x0
RO
Reserved
19
0
RW
IP Header Alignment Enable
1 = Enable alignment of IP header to dWord address. Layer 2 header will
not be dWord aligned anymore. Please look at RX descriptor 0 for the Layer
2 header address shift.
0 = IP Header alignment disabled.
18
0
RW
MRUCC MAC Receive UDP Checksum Check
When set, the KSZ8841-PMQL will check for correct UDP checksum for
incoming UDP/IP frames at port. Packets received with incorrect UDP
checksum will be discarded.
17
0
RW
MRTCG MAC Receive TCP Checksum Check
When set, the KSZ8841-PMQL will check for correct TCP checksum for
incoming TCP/IP frames at port. Packets received with incorrect TCP
checksum will be discarded.
16
0
RW
MRICG MAC Receive IP Checksum Check
When set, the KSZ8841-PMQL will check for correct IP checksum for
相關PDF資料
PDF描述
PIC16F716-I/P IC PIC MCU FLASH 2KX14 18DIP
PIC12C508A-04I/P IC MCU OTP 512X12 8DIP
PIC12F675-I/P IC MCU CMOS FLASH-BASE 8BIT 8DIP
PIC12F675-E/SN IC MCU CMOS 1K FLASH W/AD 8-SOIC
PIC16C765/JW IC MCU EPROM 8KX14 USB 40CDIP
相關代理商/技術參數(shù)
參數(shù)描述
PIC12F635TE/MF 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/MFQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/PQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY