- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368023 > PIC12F510_07 (Microchip Technology Inc.) 8/14-Pin, 8-Bit Flash Microcontroller PDF資料下載
參數(shù)資料
| 型號： | PIC12F510_07 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 8/14-Pin, 8-Bit Flash Microcontroller |
| 中文描述： | 8/14-Pin，8位閃存微控制器 |
| 文件頁數(shù)： | 16/116頁 |
| 文件大?。?/td> | 907K |
| 代理商： | PIC12F510_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
PIC12F510/16F506
DS41268C-page 14
Preliminary
2007 Microchip Technology Inc.
3.1
Clocking Scheme/Instruction
Cycle
The clock input (OSC1/CLKIN pin) is internally divided
by four to generate four non-overlapping quadrature
clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC
is incremented every Q1 and the instruction is fetched
from program memory and latched into the instruction
register in Q4. It is decoded and executed during the
following Q1 through Q4. The clocks and instruction
execution flow is shown in Figure 3-3 and Example 3-1.
3.2
Instruction Flow/Pipelining
An instruction cycle consists of four Q cycles (Q1, Q2,
Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle,
while decode and execute take another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the PC to change (e.g.,
GOTO
), then two cycles
are required to complete the instruction (Example 3-1).
A fetch cycle begins with the PC incrementing in Q1.
In the execution cycle, the fetched instruction is latched
into the Instruction Register (IR) in cycle Q1. This
instruction is then decoded and executed during the
Q2, Q3 and Q4 cycles. Data memory is read during Q2
(operand read) and written during Q4 (destination
write).
FIGURE 3-3:
CLOCK/INSTRUCTION CYCLE
EXAMPLE 3-1:
INSTRUCTION PIPELINE FLOW
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
OSC1
Q1
Q2
Q3
Q4
PC
PC
PC + 1
PC + 2
Fetch INST (PC)
Execute INST (PC – 1)
Fetch INST (PC + 1)
Execute INST (PC)
Fetch INST (PC + 2)
Execute INST (PC + 1)
Internal
Phase
Clock
All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction
is “flushed” from the pipeline, while the new instruction is being fetched and then executed.
1. MOVLW 03H
Fetch 1
Execute 1
Fetch 2
2. MOVWF PORTB
Execute 2
Fetch 3
3. CALL SUB_1
4. BSF PORTB, BIT1
Execute 3
Fetch 4
Flush
Fetch SUB_1 Execute SUB_1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12F510 | 8/14-Pin, 8-Bit Flash Microcontroller |
| PIC12F519 | 8-Pin, 8-Bit Flash Microcontroller |
| PIC12F609 | 8-bit PIC㈢ Microcontrollers with High Voltage Support and Fan Control Capabilities |
| PIC12F615 | 8-bit PIC㈢ Microcontrollers with High Voltage Support and Fan Control Capabilities |
| PIC12HV609 | 8-bit PIC㈢ Microcontrollers with High Voltage Support and Fan Control Capabilities |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC12F510-E/L | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontroller |
| PIC12F510-E/LQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontroller |
| PIC12F510-E/LSQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontroller |
| PIC12F510E/MC | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers |
| PIC12F510-E/MC | 功能描述:8位微控制器 -MCU 1.5 KB Flash 38 RAM 6 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。