參數(shù)資料
型號(hào)： PI7C8150A-33
英文描述： PCI Bridge | 2-Port PCI-to-PCI Bridge
中文描述： PCI橋| 2端口PCI至PCI橋
文件頁(yè)數(shù)： 8/115頁(yè)
文件大小： 879K
代理商： PI7C8150A-33
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 8 of 115
July 31, 2003 – Revision 1.031
14.1.43
14.1.44
14.1.45
14.1.46
14.1.47
14.1.48
14.1.49
14.1.50
14.1.51
14.1.52
14.1.53
14.1.54
14.1.55
BRIDGE BEHAVIOR.................................................................................................................. 101
15.1
BRIDGE
ACTIONS
FOR
VARIOUS
CYCLE
TYPES.............................................................. 101
15.2
ABNORMAL
TERMINATION
(INITIATED
BY
BRIDGE
MASTER)................................... 101
15.2.1
MASTER ABORT
.............................................................................................................. 101
15.2.2
PARITY AND ERROR REPORTING
.............................................................................. 101
15.2.3
REPORTING PARITY ERRORS
..................................................................................... 102
15.2.4
SECONDARY IDSEL MAPPING
.................................................................................... 102
16
IEEE 1149.1 COMPATIBLE JTAG CONTROLLER.............................................................. 102
16.1
BOUNDARY
SCAN
ARCHITECTURE................................................................................... 102
16.1.1
TAP PINS
.......................................................................................................................... 103
16.1.2
INSTRUCTION REGISTER
............................................................................................ 103
16.2
BOUNDARY
SCAN
INSTRUCTION
SET............................................................................... 104
16.3
TAP
TEST
DATA
REGISTERS ................................................................................................ 105
16.4
BYPASS
REGISTER................................................................................................................. 105
16.5
BOUNDARY-SCAN
REGISTER.............................................................................................. 105
16.6
TAP
CONTROLLER ................................................................................................................. 105
17
ELECTRICAL AND TIMING SPECIFICATIONS................................................................. 109
17.1
MAXIMUM
RATINGS ............................................................................................................. 109
17.2
DC
SPECIFICATIONS.............................................................................................................. 109
17.3
AC
SPECIFICATIONS.............................................................................................................. 110
17.4
66MHZ
TIMING........................................................................................................................ 111
17.5
33MHZ
TIMING........................................................................................................................ 111
17.6
POWER
CONSUMPTION......................................................................................................... 111
18
PACKAGE INFORMATION...................................................................................................... 112
18.1
208-PIN
FQFP
PACKAGE
DIAGRAM..................................................................................... 112
18.2
256-BALL
PBGA
PACKAGE
DIAGRAM................................................................................ 113
18.3
PART
NUMBER
ORDERING
INFORMATION...................................................................... 113
RETRY COUNTER REGISTER – OFFSET 78h
.......................................................... 98
PRIMARY MASTER TIMEOUT COUNTER – OFFSET 80h
..................................... 98
SECONDARY MASTER TIMEOUT COUNTER – OFFSET 80h
............................... 98
CAPABILITY ID REGISTER – OFFSET B0h
............................................................. 98
NEXT POINTER REGISTER – OFFSET B0h
............................................................. 98
SLOT NUMBER REGISTER – OFFSET B0h
.............................................................. 99
CHASSIS NUMBER REGISTER – OFFSET B0h
....................................................... 99
CAPABILITY ID REGISTER – OFFSET DCh
............................................................. 99
NEXT ITEM POINTER REGISTER – OFFSET DCh
................................................. 99
POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET DCh
................. 99
POWER MANAGEMENT DATA REGISTER – OFFSET E0h
................................. 100
CAPABILITY ID REGISTER – OFFSET E4h
........................................................... 100
NEXT POINTER REGISTER – OFFSET E4h
........................................................... 100
15
相關(guān)PDF資料
PDF描述
PI7C8150B PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8152A ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
PI7C81552 ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C81552A ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C8152 ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150AMA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 208-Pin FQFP
PI7C8150AMA-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 208-Pin FQFP
PI7C8150AMAE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AMAE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AND 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2-PORT PCI-to-PCI BRIDGE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*