參數(shù)資料
型號(hào)： PI7C8150
英文描述： PCI Bridge | 2-Port PCI-to-PCI Bridge
中文描述： PCI橋| 2端口PCI至PCI橋
文件頁(yè)數(shù)： 7/115頁(yè)
文件大?。?/td> 879K
代理商： PI7C8150
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 7 of 115
July 31, 2003 – Revision 1.031
13
SUPPORTED COMMANDS......................................................................................................... 78
13.1
PRIMARY
INTERFACE............................................................................................................. 78
13.2
SECONDARY
INTERFACE....................................................................................................... 79
14
CONFIGURATION REGISTERS................................................................................................ 81
14.1
CONFIGURATION
REGISTER.................................................................................................. 81
14.1.1
VENDOR ID REGISTER – OFFSET 00h
......................................................................... 82
14.1.2
DEVICE ID REGISTER – OFFSET 00h
.......................................................................... 82
14.1.3
COMMAND REGISTER – OFFSET 04h
.......................................................................... 82
14.1.4
STATUS REGISTER – OFFSET 04h
................................................................................ 83
14.1.5
REVISION ID REGISTER – OFFSET 08h
...................................................................... 84
14.1.6
CLASS CODE REGISTER – OFFSET 08h
....................................................................... 84
14.1.7
CACHE LINE SIZE REGISTER – OFFSET 0Ch
............................................................ 84
14.1.8
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch
........................................... 84
14.1.9
HEADER TYPE REGISTER – OFFSET 0Ch
................................................................... 84
14.1.10
PRIMARY BUS NUMBER REGISTSER – OFFSET 18h
............................................ 85
14.1.11
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
........................................ 85
14.1.12
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
.................................... 85
14.1.13
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
.................................. 85
14.1.14
I/O BASE REGISTER – OFFSET 1Ch
.......................................................................... 85
14.1.15
I/O LIMIT REGISTER – OFFSET 1Ch
........................................................................ 86
14.1.16
SECONDARY STATUS REGISTER – OFFSET 1Ch
................................................... 86
14.1.17
MEMORY BASE REGISTER – OFFSET 20h
.............................................................. 87
14.1.18
MEMORY LIMIT REGISTER – OFFSET 20h
............................................................. 87
14.1.19
PEFETCHABLE MEMORY BASE REGISTER – OFFSET 24h
................................ 87
14.1.20
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h
............................ 87
14.1.21
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER –
OFFSET 28h
....................................................................................................................................... 88
14.1.22
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER –
OFFSET 2Ch
....................................................................................................................................... 88
14.1.23
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
.......................... 88
14.1.24
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
......................... 88
14.1.25
ECP POINTER REGISTER – OFFSET 34h
................................................................. 88
14.1.26
INTERRUPT LINE REGISTER – OFFSET 3Ch
......................................................... 88
14.1.27
INTERRUPT PIN REGISTER – OFFSET 3Ch
............................................................ 89
14.1.28
BRIDGE CONTROL REGISTER – OFFSET 3Ch
....................................................... 89
14.1.29
DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h
.................................. 90
14.1.30
ARBITER CONTROL REGISTER – OFFSET 40h
...................................................... 91
14.1.31
EXTENDED CHIP CONTROL REGISTER – OFFSET 48h
....................................... 92
14.1.32
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h
............................... 92
14.1.33
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET
4Ch
.......................................................................................................................................... 92
14.1.34
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h
........................ 93
14.1.35
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h
....................... 93
14.1.36
UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS REGISTER – OFFSET 54h
.......................................................................................................................................... 93
14.1.37
UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS REGISTER – OFFSET
58h
.......................................................................................................................................... 93
14.1.38
P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h
........................................ 93
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h
........................................ 95
14.1.40
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h
................................. 95
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h
........................................................ 96
14.1.42
PORT OPTION REGISTER – OFFSET 74h
................................................................ 96
相關(guān)PDF資料
PDF描述
PI7C8150-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150B PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8152A ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150AMA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 208-Pin FQFP
PI7C8150AMA-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 208-Pin FQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*