- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2108 > PI74SSTU32866NBE (Pericom)IC 25BIT CONFIG REG BUFF 96LFBGA PDF資料下載
參數(shù)資料
| 型號： | PI74SSTU32866NBE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 25BIT CONFIG REG BUFF 96LFBGA |
| 產(chǎn)品變化通告： | Product Discontinuation Notice 22/Jan/2010 |
| 標準包裝： | 285 |
| 邏輯類型： | 帶奇偶位的可配置寄存緩沖器 |
| 位數(shù)： | 25 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 96-LFBGA |
| 供應商設備封裝： | 96-LFBGA（13.5x5.5） |
| 包裝： | 托盤 |
5
PS8739B
11/21/05
PI74SSTU32866
25-bit 1:1 or 14-bit 1:2 Configurable
Registered Buffer with Parity
Name
Description
Characteristics
GND
Ground
Ground Input
VDD
Power Supply
1.8V nominal
VREF
Input Reference Voltage
0.9V nominal
CK
Positive master clock input
Differential Clock input
CK
Negative master clock input
Differential Clock input
C0, C1
Configuration control inputs
LVCMOS inputs
RST
Asynchronous reset input - resets registers and disables VREF data and clock differen-
tial - input receivers
LVCMOS inputs
CSR, DCS Chip select inputs disables D1-D25 outputs switching when both inputs are high(5)
SSTL_18 input
D1-D25
Data input - clocked in on the crossing of the rising edge of CK and the falling edge
of CK
SSTL_18 input
DODT
The outputs of this register bit will not be suspended by the DCS and CSR control
SSTL_18 input
PAR_IN
Parity input - arrives one clock cycle after the corresponding data input
SSTL_18 input
DCKE
The outputs of this register bit will not be suspended by the DCS and CSR control
SSTL_18 input
Q1-Q25
Data outputs that are suspended by the DCS and CSR control(6)
1.8V CMOS output
PPO
Partial Parity out - indicates odd parity of inputs D1- D25(5)
1.8V CMOS output
QCS
Data output that will not be suspended by the DCS and CSR control
1.8V CMOS output
QODT
Data output that will not be suspended by the DCS and CSR control
1.8V CMOS output
QCKE
Data output that will not be suspended by the DCS and CSR control
1.8V CMOS output
QERR
Output error bit - generated one clock cycle after the corresponding data output
Open-drain output
NC
No internal connection
DNU
Do not use - inputs are in stand-by-equivalent mode and outputs are driven low
Terminal Functions
Notes:
5.
Data inputs = D2, D3, D5, D6, D8-D25 when C0=0 and C1=0
Data inputs = D2, D3, D5, D6, D8-D14 when C0=0 and C1=1
Data inputs = D1-D6, D8-D10, D12, D13 when C0=1 and C1=1
6.
Data outputs = Q2, Q3, Q5, Q6, Q8-Q25 when C0=0 and C1=0
Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0=0 and C1=1
Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0=1 and C1=1
相關PDF資料 |
PDF描述 |
|---|---|
| PI74SSTV16857AEX | IC REGIST BUFF 14BIT DDR 48TSSOP |
| PI74SSTVF16857AAE | IC REG BUFFER 14BIT 48TSSOP |
| PI74SSTVF16857KE | IC REG BUFFER 14BIT 48TVSOP |
| PI74SSTVF16859AE | IC REG BUFFER 13-26BIT 64-TSSOP |
| PI74SSTVF16859AZBE | IC REG BUFFER 13-26BIT 56-QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PI74SSTU32866NBEX | 功能描述:寄存器 25B 1:1 or 14B 1:2 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| PI74SSTV16857AE | 功能描述:寄存器 14Bit Lead Free Register Buffer RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| PI74SSTV16857AEX | 功能描述:寄存器 14Bit Lead Free Register Buffer RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| PI74SSTV16859A | 制造商:Pericom Semiconductor Corporation 功能描述:Registered Buffer Single 13-CH CMOS 64-Pin TSSOP Tube |
| PI74SSTV16859AE | 制造商:Pericom Semiconductor Corporation 功能描述:Registered Buffer Single 13-CH CMOS 64-Pin TSSOP Tube 制造商:Pericom Semiconductor Corporation 功能描述:13 to 26 Bit 2.3 to 2.7 V 2.8 ns Surface Mount Registered Buffer - TSSOP-64 |
發(fā)布緊急采購，3分鐘左右您將得到回復。