- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367901 > PEB2466-H LTC3409 Evaluation Kit PDF資料下載
參數(shù)資料
| 型號： | PEB2466-H |
| 英文描述： | LTC3409 Evaluation Kit |
| 中文描述： | A-Law/u-Law編解碼器 |
| 文件頁數(shù)： | 43/73頁 |
| 文件大小： | 1618K |
| 代理商： | PEB2466-H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
PEB 2466
PEF 2466
Interface Description
Hardware Reference Manual
34
2001-02-20
Table 24
Signaling Interface: Pins and Functions for SLIC Interfaces
5.3.2
Debouncing Functions and Interrupt Generation
All signaling inputs are sampled at programmable intervals (Field N in register XR4). If
all the inputs assigned to one channel-pair (1&2 or 3&4) have been stable for two
subsequent samples their values are stored in the signaling registers and the associated
interrupt output (INT12 or INT34) is set high. Refer to the
Programmer’s Reference
Manual
for further details on this function.
5.3.3
Clock Output Signals
Two programmable Chopper Clock Output signals are provided by the PEB 2466:
CHCLK1 (Pin 33) is configured in register XR4.Field T (bits XR4.3 to XR4.0)
CHCLK2 (Pin 16) is configured in register XR5.CHCLK2 (bits XR5.3 and XR5.2)
Both Chopper Clock Output signals are only available if a valid Master Clock signal is
applied to pin MCLK.
CHCLK2 = 16,384 kHz: Requires at least one channel in POWER-UP state.
Symbol
Pin
Function
Ch1
36
35
41
40
39
38
37
Ch2
47
48
42
43
44
45
46
Ch3
2
1
7
6
5
4
3
Ch4
13
14
8
9
10
11
12
SIx_0
SIx_1
SOx_0
SOx_1
SBx_0
SBx_1
SBx_2
INT12
INT34
Signaling Input Channel x, Pin 0.
Signaling Input Channel x, Pin 1.
Signaling Output, Channel x, Pin 0.
Signaling Output, Channel x, Pin 1.
Bi-directional Signaling, Channel x, Pin 0.
Bi-directional Signaling, Channel x, Pin 1.
Bi-directional Signaling, Channel x, Pin 2.
Interrupt Output, Channels 1+2, active high.
Interrupt Output, Channels 3+4, active high.
34
-
-
15
相關PDF資料 |
PDF描述 |
|---|---|
| PEB24901H | LTC3026 Evaluation Kit |
| PEB24902H | LTC4413 Evaluation Kit |
| PEF2426 | Analog IC |
| PEF2445N | ?Multipoint Switching and Conferencing Unit - Attenuation? |
| PEF24622 | ?SOCRATES-4? |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2466-HV1.2 | 制造商:Siemens 功能描述:A/MU-LAW, PCM CODEC, PQFP64 |
| PEB2466HV1.3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV1.4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV1.4GD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV2.2 | 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。