參數(shù)資料
型號: PDI1394P11A
廠商: NXP Semiconductors N.V.
英文描述: 3-port physical layer interface
中文描述: 三端口物理層接口
文件頁數(shù): 16/20頁
文件大?。?/td> 135K
代理商: PDI1394P11A
Philips Semiconductors
Preliminary specification
PDI1394P11A
3-port physical layer interface
1999 Mar 10
16
20.0
STATUS REQUEST, LENGTH OF STREAM: 16 BITS
BIT(S)
NAME
DESCRIPTION
0
Arbitration reset gap
Indicates that the phy has detected that the bus has been idle for an arbitration reset gap time (this time is
defined in the P1394 standard). This bit is used by the link in its busy/retry state machine.
Indicates that the phy has detected that the bus has been idle for a subaction gap time (this time is defined
in the P1394 standard). This bit is used by the link to detect the completion of an isochronous cycle.
Indicates that the phy has entered the bus reset state.
1
Subaction gap
2
Bus Reset
3
State Time out or
CPS
Address
Indicates that the phy stayed in a particular state for too long a period, which is usually the effect of a loop
in the cable topology, or that the cable power has dropped below the threshold for reliable operation.
These bits hold the address of the phy register whose contents will be transferred to the link.
4–7
8–15
Data
The data that is to be sent to the link.
21.0
STATUS TRANSFER TIMING
00
01
01
SV00233
PHY
CTL [0:1]
01
00
00
00
S[0,1]
S[2,3]
PHY
D [0:1]
S[14,15]
00
00
Figure 9.
Status Transfer Timing
相關(guān)PDF資料
PDF描述
PDI1394P11ABD 3-port physical layer interface
PDI1394P25BY 1-port 400 Mbps physical layer interface
PDI20AC1H0R
PDI20AC1H0X
PDI20AC1HR0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394P11ABD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11ABD-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver
PDI1394P11BD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11BD-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver
PDI1394P21 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface