- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367820 > PCF8583 (NXP SEMICONDUCTORS) Clock/calendar with 240×8-bit RAM(帶240×8位RAM的時(shí)鐘/日歷) PDF資料下載
參數(shù)資料
| 型號(hào)： | PCF8583 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | Clock/calendar with 240×8-bit RAM(帶240×8位RAM的時(shí)鐘/日歷) |
| 中文描述： | REAL TIME CLOCK |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 162K |
| 代理商： | PCF8583 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1997 Jul 15
15
Philips Semiconductors
Product specification
Clock/calendar with 240
×
8-bit RAM
PCF8583
8.3
System configuration
(see Fig.14)
A device generating a message is a ‘transmitter’, a device receiving a message is the ‘receiver’. The device that controls
the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’.
Fig.14 System configuration.
MBA605
MASTER
TRANSMITTER /
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER /
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER /
RECEIVER
SDA
SCL
8.4
Acknowledge
(see Fig.15)
The number of data bytes transferred between the start
and stop conditions from transmitter to receiver is
unlimited. Each byte of eight bits is followed by an
acknowledge bit. The acknowledge bit is a HIGH level
signal put on the bus by the transmitter during which time
the master generates an extra acknowledge related clock
pulse. A slave receiver which is addressed must generate
an acknowledge after the reception of each byte. Also a
master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges must pull down the SDA
line during the acknowledge clock pulse, so that the SDA
line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times
must be taken into consideration). A master receiver must
signal an end of data to the transmitter by
not
generating
an acknowledge on the last byte that has been clocked out
of the slave. In this event the transmitter must leave the
data line HIGH to enable the master to generate a stop
condition.
Fig.15 Acknowledgment on the I
2
C-bus.
MBC602
S
START
CONDITION
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
SCL FROM
MASTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF8584 | IIC-bus controller(IIC總線控制器) |
| PCF8593 | Low power clock/calendar(低功耗時(shí)鐘/日歷) |
| PCF8801 | CRYSTAL RESONATOR, 6MHZ |
| PCF8801U | LCD driver for 140 x 2 segments |
| PCF8811 | 80 x 128 pixels matrix LCD driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8583BS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Clock and calendar with 240 x 8-bit RAM |
| PCF8583BS,518 | 功能描述:實(shí)時(shí)時(shí)鐘 CLOCK CALENDAR W RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| PCF8583BS-T | 功能描述:實(shí)時(shí)時(shí)鐘 CLOCK CALENDAR W 256X8SRAM I2C RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| PCF8583P | 制造商:NXP Semiconductors 功能描述:Clock/Calendar/Alarm/Timer/Interrupt Serial (2-Wire, I2C) 制造商:NXP Semiconductors 功能描述:IC CLOCK CALENDAR/SRAM 8583 DIP8 制造商:NXP Semiconductors 功能描述:IC, CLOCK CALENDAR/SRAM, 8583, DIP8 制造商:NXP Semiconductors 功能描述:Clock/calendar with 2408-bit RAM |
| PCF8583P/F5 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 240Byte 8-Pin PDIP Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。