參數(shù)資料
型號(hào): PCF8566
廠商: NXP Semiconductors N.V.
英文描述: Universal LCD driver for low multiplex rates
中文描述: 通用LCD驅(qū)動(dòng)器的低復(fù)用率
文件頁(yè)數(shù): 22/40頁(yè)
文件大?。?/td> 243K
代理商: PCF8566
1998 May 04
22
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8566
Table 7
LCD bias configuration
Table 8
Display status
Table 9
Power dissipation mode
Table 10
Load data pointer
Table 11
Device select
Table 12
Input bank selection
Table 13
Output bank selection
Table 14
Blinking frequency
LCD BIAS
BIT B
1
3
bias
1
2
bias
0
1
DISPLAY STATUS
BIT E
Disabled (blank)
Enabled
0
1
MODE
BIT LP
Normal mode
Power-saving mode
0
1
BITS
P4
P3
P2
P1
P0
5-bit binary value of 0 to 23
BITS
A0
A1
A2
3-bit binary value of 0 to 7
STATIC
1 : 2 MUX
BIT 1
RAM bit 0
RAM bit 2
RAM bits 0, 1
RAM bits 2, 3
0
1
STATIC
1 : 2 MUX
BIT 0
RAM bit 0
RAM bit 2
RAM bits 0, 1
RAM bits 2, 3
0
1
BLINK
FREQUENCY
BIT BF1
BIT BF0
Off
2 Hz
1 Hz
0.5 Hz
0
0
1
1
0
1
0
1
Table 15
Blink mode selection
7.9
Display controller
The display controller executes the commands identified
by the command decoder. It contains the status registers
of the PCF8566 and coordinates their effects.
The controller is also responsible for loading display data
into the display RAM as required by the filling order.
7.10
Cascaded operation
In large display configurations, up to 16 PCF8566s can be
distinguished on the same I
2
C-bus by using the 3-bit
hardware subaddress (A0, A1 and A2) and the
programmable I
2
C-bus slave address (SA0). It is also
possible to cascade up to 16 PCF8566s. When cascaded,
several PCF8566s are synchronized so that they can
share the backplane signals from one of the devices in the
cascade. Such an arrangement is cost-effective in large
LCD applications since the outputs of only one device
need to be through-plated to the backplane electrodes of
the display. The other PCF8566s of the cascade
contribute additional segment outputs but their backplane
outputs are left open-circuit (Fig.17).
The SYNC line is provided to maintain the correct
synchronization between all cascaded PCF8566s.
This synchronization is guaranteed after the power-on
reset. The only time that SYNC is likely to be needed is if
synchronization is accidentally lost (e.g. by noise in
adverse electrical environments; or by the definition of a
multiplex mode when PCF8566s with differing SA0 levels
are cascaded). SYNC is organized as an input/output pin;
the output section being realized as an open-drain driver
with an internal pull-up resistor. A PCF8566 asserts the
SYNC line at the onset of its last active backplane signal
and monitors the SYNC line at all other times.
Should synchronization in the cascade be lost, it will be
restored by the first PCF8566 to assert SYNC. The timing
relationships between the backplane waveforms and the
SYNC signal for the various drive modes of the PCF8576
are shown in Fig.18. The waveforms are identical with the
parent device PCF8576. Cascade ability between
PCF8566s and PCF8576s is possible, giving cost effective
LCD applications.
BLINK MODE
BIT A
Normal blinking
Alternation blinking
0
1
相關(guān)PDF資料
PDF描述
PCF8573 Clock/calendar with Power Fail Detector
PCF8573P Clock/calendar with Power Fail Detector
PCF8573T Clock/calendar with Power Fail Detector
PCF8574 Remote 8-bit I/O expander for I2C-bus
PCF8578 LCD row/column driver for dot matrix graphic displays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF8566P 制造商:NXP Semiconductors 功能描述:LCD DRIVER LOW-MUX 40DIP 制造商:NXP Semiconductors 功能描述:LCD DRIVER, LOW-MUX, 40DIP
PCF8566P,112 功能描述:LCD 驅(qū)動(dòng)器 LCD DVR UNVRSL LOW-MUX RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
PCF8566P-1 制造商:PHILIPS-SEMI 功能描述:
PCF8566PN 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LCD Display Driver
PCF8566T 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates